Home
last modified time | relevance | path

Searched refs:NewSrcReg (Results 1 – 4 of 4) sorted by relevance

/external/llvm/lib/Target/X86/
DX86FixupBWInsts.cpp249 unsigned NewSrcReg = getX86SubSuperRegister(OldSrc.getReg(), 32); in tryReplaceCopy() local
254 if (TRI->getSubRegIndex(NewSrcReg, OldSrc.getReg()) != in tryReplaceCopy()
265 .addReg(NewSrcReg, RegState::Undef) in tryReplaceCopy()
270 if (Op.getReg() != (Op.isDef() ? NewDestReg : NewSrcReg)) in tryReplaceCopy()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86FixupBWInsts.cpp319 Register NewSrcReg = getX86SubSuperRegister(OldSrc.getReg(), 32); in tryReplaceCopy() local
324 if (TRI->getSubRegIndex(NewSrcReg, OldSrc.getReg()) != in tryReplaceCopy()
335 .addReg(NewSrcReg, RegState::Undef) in tryReplaceCopy()
340 if (Op.getReg() != (Op.isDef() ? NewDestReg : NewSrcReg)) in tryReplaceCopy()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DAMDGPURegisterBankInfo.cpp1550 Register NewSrcReg = MRI.createGenericVirtualRegister(S32); in applyMappingImpl() local
1551 MRI.setRegBank(NewSrcReg, AMDGPU::SGPRRegBank); in applyMappingImpl()
1552 B.buildZExt(NewSrcReg, MI.getOperand(4).getReg()); in applyMappingImpl()
1553 MI.getOperand(4).setReg(NewSrcReg); in applyMappingImpl()
DSIInstrInfo.cpp4229 Register NewSrcReg = MRI.createVirtualRegister(VRC); in readlaneVGPRToSGPR() local
4231 get(TargetOpcode::COPY), NewSrcReg) in readlaneVGPRToSGPR()
4233 SrcReg = NewSrcReg; in readlaneVGPRToSGPR()