Searched refs:RegBytes (Results 1 – 7 of 7) sorted by relevance
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 3277 unsigned RegBytes = RegVT.getSizeInBits() / 8; in expandUnalignedLoad() local
3278 unsigned NumRegs = (LoadedBytes + RegBytes - 1) / RegBytes; in expandUnalignedLoad()
3290 SDValue PtrIncrement = DAG.getConstant(RegBytes, dl, PtrVT); in expandUnalignedLoad()
3291 SDValue StackPtrIncrement = DAG.getConstant(RegBytes, dl, StackPtrVT); in expandUnalignedLoad()
3306 Offset += RegBytes; in expandUnalignedLoad()
3438 unsigned RegBytes = RegVT.getSizeInBits() / 8; in expandUnalignedStore() local
3439 unsigned NumRegs = (StoredBytes + RegBytes - 1) / RegBytes; in expandUnalignedStore()
3451 SDValue PtrIncrement = DAG.getConstant(RegBytes, dl, PtrVT); in expandUnalignedStore()
3452 SDValue StackPtrIncrement = DAG.getConstant(RegBytes, dl, StackPtrVT); in expandUnalignedStore()
3468 Offset += RegBytes; in expandUnalignedStore()
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrInfo.h | 72 unsigned getCMovFromCond(CondCode CC, unsigned RegBytes,
|
| D | X86InstrInfo.cpp | 3880 unsigned X86::getCMovFromCond(CondCode CC, unsigned RegBytes, in getCMovFromCond() argument
3919 switch(RegBytes) { in getCMovFromCond()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86InstrInfo.h | 46 unsigned getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand = false);
|
| D | X86SpeculativeLoadHardening.cpp | 2239 int RegBytes = TRI->getRegSizeInBits(*RC) / 8; in canHardenRegister() local
2240 if (RegBytes > 8) in canHardenRegister()
2244 unsigned RegIdx = Log2_32(RegBytes); in canHardenRegister()
|
| D | X86InstrInfo.cpp | 2303 unsigned X86::getCMovOpcode(unsigned RegBytes, bool HasMemoryOperand) { in getCMovOpcode() argument
2304 switch(RegBytes) { in getCMovOpcode()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 6709 unsigned RegBytes = RegVT.getSizeInBits() / 8; in expandUnalignedLoad() local
6710 unsigned NumRegs = (LoadedBytes + RegBytes - 1) / RegBytes; in expandUnalignedLoad()
6722 SDValue PtrIncrement = DAG.getConstant(RegBytes, dl, PtrVT); in expandUnalignedLoad()
6723 SDValue StackPtrIncrement = DAG.getConstant(RegBytes, dl, StackPtrVT); in expandUnalignedLoad()
6737 Offset += RegBytes; in expandUnalignedLoad()
6862 unsigned RegBytes = RegVT.getSizeInBits() / 8; in expandUnalignedStore() local
6863 unsigned NumRegs = (StoredBytes + RegBytes - 1) / RegBytes; in expandUnalignedStore()
6876 SDValue PtrIncrement = DAG.getConstant(RegBytes, dl, PtrVT); in expandUnalignedStore()
6877 SDValue StackPtrIncrement = DAG.getConstant(RegBytes, dl, StackPtrVT); in expandUnalignedStore()
6893 Offset += RegBytes; in expandUnalignedStore()
|