Home
last modified time | relevance | path

Searched refs:USUBO (Results 1 – 25 of 36) sorted by relevance

12

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h235 SSUBO, USUBO, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h255 SSUBO, USUBO, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/
DSystemZISelLowering.h99 SADDO, SSUBO, UADDO, USUBO, ADDCARRY, SUBCARRY, enumerator
DSystemZISelLowering.cpp179 setOperationAction(ISD::USUBO, VT, Custom); in SystemZTargetLowering()
3621 case ISD::USUBO: in lowerXALUO()
3622 BaseOp = SystemZISD::USUBO; in lowerXALUO()
3647 return Carry.getOpcode() == ISD::USUBO; in isSubBorrowChain()
5138 case ISD::USUBO: in LowerOperation()
5326 OPCODE(USUBO); in getTargetNodeName()
DSystemZOperators.td280 def z_usubo : SDNode<"SystemZISD::USUBO", SDT_ZBinaryWithFlags>;
DSystemZISelDAGToDAG.cpp1358 case SystemZISD::USUBO: in tryFoldLoadStoreIntoMemOperand()
/external/llvm/lib/CodeGen/SelectionDAG/
DSelectionDAGDumper.cpp231 case ISD::USUBO: return "usubo"; in getOperationName()
DLegalizeIntegerTypes.cpp135 case ISD::USUBO: Res = PromoteIntRes_UADDSUBO(N, ResNo); break; in PromoteIntegerResult()
1400 case ISD::USUBO: ExpandIntRes_UADDSUBO(N, Lo, Hi); break; in ExpandIntegerResult()
1762 ISD::UADDO : ISD::USUBO, in ExpandIntRes_ADDSUB()
1774 Lo = DAG.getNode(ISD::USUBO, dl, VTList, LoOps); in ExpandIntRes_ADDSUB()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DLegalizeIntegerTypes.cpp144 case ISD::USUBO: Res = PromoteIntRes_UADDSUBO(N, ResNo); break; in PromoteIntegerResult()
1902 case ISD::USUBO: ExpandIntRes_UADDSUBO(N, Lo, Hi); break; in ExpandIntegerResult()
2274 Lo = DAG.getNode(ISD::USUBO, dl, VTList, LoOps); in ExpandIntRes_ADDSUB()
2307 ISD::UADDO : ISD::USUBO, in ExpandIntRes_ADDSUB()
2321 Lo = DAG.getNode(ISD::USUBO, dl, VTList, LoOps); in ExpandIntRes_ADDSUB()
2441 case ISD::USUBO: in ExpandIntRes_UADDSUBO()
3931 SDValue LowCmp = DAG.getNode(ISD::USUBO, dl, VTList, LHSLo, RHSLo); in IntegerExpandSetCCOperands()
DLegalizeVectorOps.cpp451 case ISD::USUBO: in LegalizeOp()
935 case ISD::USUBO: in Expand()
DSelectionDAGDumper.cpp295 case ISD::USUBO: return "usubo"; in getOperationName()
DLegalizeVectorTypes.cpp158 case ISD::USUBO: in ScalarizeVectorResult()
953 case ISD::USUBO: in SplitVectorResult()
2764 case ISD::USUBO: in WidenVectorResult()
DDAGCombiner.cpp1512 case ISD::USUBO: return visitSUBO(N); in visit()
2390 V.getOpcode() != ISD::UADDO && V.getOpcode() != ISD::USUBO) in getAsCarry()
2626 SDValue Sub = DAG.getNode(ISD::USUBO, DL, N->getVTList(), in visitADDO()
2845 if (Opcode != ISD::UADDO && Opcode != ISD::USUBO) in combineCarryDiamond()
2861 if (Opcode == ISD::USUBO && CarryInOperandNum != 1) in combineCarryDiamond()
3398 TLI.isOperationLegalOrCustom(ISD::USUBO, N->getValueType(0))) in visitSUBCARRY()
3399 return DAG.getNode(ISD::USUBO, SDLoc(N), N->getVTList(), N0, N1); in visitSUBCARRY()
DSelectionDAG.cpp3127 case ISD::USUBO: in computeKnownBits()
3734 case ISD::USUBO: in ComputeNumSignBits()
9329 Opcode == ISD::USUBO || Opcode == ISD::SSUBO || in UnrollVectorOverflowOp()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1397 setOperationAction(ISD::USUBO, VT, Custom); in HexagonTargetLowering()
1476 ISD::UADDO, ISD::SSUBO, ISD::USUBO, ISD::SMUL_LOHI, ISD::UMUL_LOHI, in HexagonTargetLowering()
2825 if (Opc == ISD::USUBO) { in LowerUAddSubO()
2914 case ISD::USUBO: return LowerUAddSubO(Op, DAG); in LowerOperation()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DR600ISelLowering.cpp182 setOperationAction(ISD::USUBO, MVT::i32, Custom); in R600TargetLowering()
486 case ISD::USUBO: return LowerUADDSUBO(Op, DAG, ISD::SUB, AMDGPUISD::BORROW); in LowerOperation()
DAMDGPUISelDAGToDAG.cpp775 case ISD::USUBO: { in Select()
/external/llvm/lib/Target/AMDGPU/
DR600ISelLowering.cpp139 setOperationAction(ISD::USUBO, MVT::i32, Custom); in R600TargetLowering()
623 case ISD::USUBO: return LowerUADDSUBO(Op, DAG, ISD::SUB, AMDGPUISD::BORROW); in LowerOperation()
/external/llvm/test/CodeGen/X86/
Dxaluo.ll269 ; USUBO
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTargetLoweringBase.cpp668 setOperationAction(ISD::USUBO, VT, Expand); in initActions()
/external/llvm/lib/CodeGen/
DTargetLoweringBase.cpp882 setOperationAction(ISD::USUBO, VT, Expand); in initActions()
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp245 setOperationAction(ISD::USUBO, MVT::i32, Custom); in AArch64TargetLowering()
246 setOperationAction(ISD::USUBO, MVT::i64, Custom); in AArch64TargetLowering()
1639 case ISD::USUBO: in getAArch64XALUOOp()
2345 case ISD::USUBO: in LowerOperation()
3639 Opc == ISD::USUBO || Opc == ISD::SMULO || Opc == ISD::UMULO)) { in LowerBR_CC()
4088 Opc == ISD::USUBO || Opc == ISD::SMULO || Opc == ISD::UMULO)) { in LowerSELECT()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1855 setOperationAction(ISD::USUBO, VT, Expand); in HexagonTargetLowering()
1938 ISD::SUBC, ISD::SADDO, ISD::UADDO, ISD::SSUBO, ISD::USUBO, in HexagonTargetLowering()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMISelLowering.cpp1043 setOperationAction(ISD::USUBO, MVT::i32, Custom); in ARMTargetLowering()
4432 case ISD::USUBO: in getARMXALUOOp()
4534 case ISD::USUBO: { in LowerUnsignedALUO()
4587 Opc == ISD::USUBO)) { in LowerSELECT()
5222 Opc == ISD::USUBO || OptimizeMul)) { in LowerBRCOND()
5273 Opc == ISD::USUBO || OptimizeMul) && in LowerBR_CC()
9355 case ISD::USUBO: in LowerOperation()
14530 SDValue Neg = DAG.getNode(ISD::USUBO, dl, VTs, FalseVal, Sub); in PerformCMOVCombine()
14590 SDValue Subc = DAG.getNode(ISD::USUBO, dl, VTs, FalseVal, TrueVal); in PerformCMOVCombine()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp379 setOperationAction(ISD::USUBO, MVT::i32, Custom); in AArch64TargetLowering()
380 setOperationAction(ISD::USUBO, MVT::i64, Custom); in AArch64TargetLowering()
2229 case ISD::USUBO: in getAArch64XALUOOp()
2340 Opc == ISD::USUBO || Opc == ISD::SMULO || Opc == ISD::UMULO)); in isOverflowIntrOpRes()
3192 case ISD::USUBO: in LowerOperation()

12