/external/tensorflow/tensorflow/compiler/mlir/lite/tests/ |
D | decompose-hybrid-quantization.mlir | 5 // CHECK-DAG: %[[VAL0:.+]] = "tfl.pseudo_const"() {value = dense<42> : tensor<16x1x1x8xi8>} 7 …// CHECK-DAG: %[[VAL2:.+]] = "tfl.conv_2d"(%arg0, %[[VAL0]], %[[VAL1]]) {dilation_h_factor = 1 : i… 19 …// CHECK-DAG: %[[VAL0:.+]] = "tfl.pseudo_qconst"() {qtype = tensor<{{.+}}>, value = dense<42> : te… 34 …// CHECK-DAG: %[[VAL0:.+]] = "tfl.pseudo_qconst"() {qtype = tensor<{{.+}}>, value = dense<42> : te… 35 …// CHECK-DAG: %[[VAL1:.+]] = "tfl.conv_2d"(%arg0, %[[VAL0]], %[[BIAS]]) {dilation_h_factor = 1 : i… 47 …// CHECK-DAG: %[[VAL0:.+]] = "tfl.pseudo_qconst"() {qtype = tensor<{{.+}}>, value = dense<42> : te… 49 // CHECK-DAG: %[[VAL2:.+]] = "tfl.dequantize"(%[[VAL0]]) 64 …// CHECK-DAG: %[[VAL0:.+]] = "tfl.pseudo_qconst"() {qtype = tensor<16x1x1x8x{{.+}}>, value = dense… 66 // CHECK-DAG: %[[VAL2:.+]] = "tfl.dequantize"(%[[VAL0]]) 80 // CHECK-DAG: %[[VAL0:.+]] = "tfl.pseudo_const"() {value = dense<1.000000e+00> : tensor<16xf32> [all …]
|
/external/tensorflow/tensorflow/compiler/mlir/xla/tests/ |
D | legalize-tf-control-flow.mlir | 6 …// CHECK: [[VAL0:%.+]] = mhlo.compare GT, [[ARG0]], [[ARG1]] : (tensor<f32>, tensor<f32>) -> tenso… 8 // CHECK: [[VAL2:%.+]] = "mhlo.if"([[VAL0]]) ({ 36 // CHECK: [[VAL0:%.+]] = mhlo.compare GT, [[ARG0]], [[ARG1]] 38 // CHECK: [[VAL1:%.+]] = "mhlo.if"([[VAL0]]) ({ 121 // CHECK-SAME: %[[VAL0:.*]]: tensor<i32>, %[[VAL1:.*]]: tensor<i32> 123 …%.+]]:3 = mhlo.while([[ITER_ARG0:.*]] = %[[VAL0]], [[ITER_ARG1:.*]] = %[[VAL1]], [[ITER_ARG2:.*]]… 146 // CHECK: [[VAL0:%.+]] = mhlo.constant dense<0> 150 …2:%.+]]:3 = mhlo.while([[ITER_ARG0:.*]] = [[VAL0]], [[ITER_ARG1:.*]] = [[VAL1]], [[ITER_ARG2:.*]]… 178 // CHECK: [[VAL0:%.+]] = mhlo.constant dense<0> 182 …// CHECK: [[VAL2:%.+]]:3 = mhlo.while([[ITER_ARG0:.*]] = [[ARG0]], [[ITER_ARG1:.*]] = [[VAL0]], [[… [all …]
|
/external/tensorflow/tensorflow/compiler/xla/mlir_hlo/tests/Dialect/mhlo/ |
D | lower-complex.mlir | 8 // CHECK-DAG: [[VAL0:%.+]] = mhlo.add %arg0, %arg2 14 // CHECK: return [[VAL0]], [[VAL1]] 23 // CHECK-DAG: [[VAL0:%.+]] = mhlo.add %arg0, %arg2 29 // CHECK: return [[VAL0]], [[VAL1]] 38 // CHECK-DAG: [[VAL0:%.+]] = mhlo.subtract %arg0, %arg2 44 // CHECK: return [[VAL0]], [[VAL1]] 53 // CHECK-DAG: [[VAL0:%.+]] = mhlo.subtract %arg0, %arg2 59 // CHECK: return [[VAL0]], [[VAL1]] 68 // CHECK-DAG: [[VAL0:%.+]] = mhlo.multiply %arg0, %arg2 70 // CHECK-DAG: [[VAL2:%.+]] = mhlo.subtract [[VAL0]], [[VAL1]] [all …]
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | ds_write2.ll | 25 ; SI-DAG: buffer_load_dword [[VAL0:v[0-9]+]], {{v\[[0-9]+:[0-9]+\]}}, {{s\[[0-9]+:[0-9]+\]}}, 0 add… 28 ; SI: ds_write2_b32 [[VPTR]], [[VAL0]], [[VAL1]] offset1:8 84 ; SI: buffer_load_dwordx2 v{{\[}}[[VAL0:[0-9]+]]:{{[0-9]+\]}} 87 ; SI: ds_write2_b32 [[VPTR]], v[[VAL0]], v[[VAL1]] offset1:8 106 ; SI-DAG: buffer_load_dwordx2 v{{\[}}[[VAL0:[0-9]+]]:[[VAL1:[0-9]+]]{{\]}} 108 ; SI: ds_write2_b32 [[VPTR]], v[[VAL0]], v[[VAL1]] offset1:8 125 ; SI-DAG: buffer_load_dwordx4 v{{\[}}[[VAL0:[0-9]+]]:[[VAL1:[0-9]+]]{{\]}} 127 ; SI: ds_write2_b32 [[VPTR]], v[[VAL0]], v[[VAL1]] offset1:8 144 ; SI-DAG: buffer_load_dword [[VAL0:v[0-9]+]], {{v\[[0-9]+:[0-9]+\]}}, {{s\[[0-9]+:[0-9]+\]}}, 0 add… 147 ; SI: ds_write2_b32 [[VPTR]], [[VAL0]], [[VAL1]] offset1:255 [all …]
|
D | ds_write2st64.ll | 23 ; SI-DAG: buffer_load_dword [[VAL0:v[0-9]+]], {{v\[[0-9]+:[0-9]+\]}}, {{s\[[0-9]+:[0-9]+\]}}, 0 add… 26 ; SI: ds_write2st64_b32 [[VPTR]], [[VAL0]], [[VAL1]] offset0:2 offset1:5 44 ; SI-DAG: buffer_load_dword [[VAL0:v[0-9]+]], {{v\[[0-9]+:[0-9]+\]}}, {{s\[[0-9]+:[0-9]+\]}}, 0 add… 47 ; SI: ds_write2st64_b32 [[VPTR]], [[VAL0]], [[VAL1]] offset1:255 64 ; SI-DAG: buffer_load_dwordx2 [[VAL0:v\[[0-9]+:[0-9]+\]]], {{v\[[0-9]+:[0-9]+\]}}, {{s\[[0-9]+:[0-9… 67 ; SI: ds_write2st64_b64 [[VPTR]], [[VAL0]], [[VAL1]] offset0:4 offset1:127
|
D | sminmax.ll | 154 ; GCN: s_load_dword [[VAL0:s[0-9]+]] 157 ; GCN-DAG: s_min_i32 s{{[0-9]+}}, [[VAL0]], [[VAL1]] 158 ; GCN-DAG: s_max_i32 s{{[0-9]+}}, [[VAL0]], [[VAL1]] 170 ; GCN: buffer_load_dword [[VAL0:v[0-9]+]] 173 ; GCN-DAG: v_min_i32_e32 v{{[0-9]+}}, [[VAL1]], [[VAL0]] 174 ; GCN-DAG: v_max_i32_e32 v{{[0-9]+}}, [[VAL1]], [[VAL0]]
|
D | ctpop.ll | 42 ; GCN: buffer_load_dword [[VAL0:v[0-9]+]], 44 ; SI: v_bcnt_u32_b32_e32 [[RESULT:v[0-9]+]], [[VAL0]], [[MIDRESULT]] 45 ; VI: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], [[VAL0]], [[MIDRESULT]] 62 ; GCN: buffer_load_dword [[VAL0:v[0-9]+]], 64 ; GCN-NEXT: v_bcnt_u32_b32_e64 [[RESULT:v[0-9]+]], [[VAL0]], s{{[0-9]+}}
|
D | ctpop64.ll | 173 ; GCN: buffer_load_dwordx4 v{{\[}}[[VAL0:[0-9]+]]:[[VAL3:[0-9]+]]{{\]}}, off, s{{\[[0-9]+:[0-9]+\]}… 178 ; GCN-DAG: v_bcnt_u32_b32_e64 [[MIDRESULT2:v[0-9]+]], v[[VAL0]], 0
|
D | shift-and-i128-ubfe.ll | 93 ; GCN: buffer_load_dwordx4 v{{\[}}[[VAL0:[0-9]+]]:[[VAL3:[0-9]+]]{{\]}}, v{{\[[0-9]+:[0-9]+\]}}, s{…
|
/external/deqp-deps/glslang/Test/ |
D | cppComplexExpr.vert | 105 #define VAL0 0 123 #if VAL0 || UNDEF // UNDEF ERROR 126 #if VAL0 && UNDEF 153 #if VAL0 || UNDEF && UNDEF2 // UNDEF ERROR 159 #if (VAL0 && UNDEF) || UNDEF2 // UNDEF2 ERROR
|
/external/angle/third_party/vulkan-deps/glslang/src/Test/ |
D | cppComplexExpr.vert | 105 #define VAL0 0 123 #if VAL0 || UNDEF // UNDEF ERROR 126 #if VAL0 && UNDEF 153 #if VAL0 || UNDEF && UNDEF2 // UNDEF ERROR 159 #if (VAL0 && UNDEF) || UNDEF2 // UNDEF2 ERROR
|
/external/llvm/test/CodeGen/AArch64/ |
D | sibling-call.ll | 76 ; CHECK: ldr [[VAL0:x[0-9]+]], 78 ; CHECK: str [[VAL0]],
|
/external/llvm/test/CodeGen/ARM/ |
D | aggregate-padding.ll | 94 ; CHECK-DAG: ldrh [[VAL0:r[0-9]+]], [sp, #8] 96 ; CHECK: add r0, [[VAL0]], [[VAL2]]
|
/external/llvm/test/Transforms/DeadArgElim/ |
D | aggregates.ll | 93 ; CHECK: [[VAL0:%.*]] = extractvalue [3 x i32] [i32 42, i32 43, i32 44], 0 94 ; CHECK: [[RESTMP:%.*]] = insertvalue [2 x i32] undef, i32 [[VAL0]], 0
|
/external/tensorflow/tensorflow/compiler/mlir/tensorflow/tests/ |
D | lower_tf.mlir | 322 // CHECK-DAG: [[VAL0:%.+]] = "tf.Const"() {value = dense<[3, 5, 2]> : tensor<3xi64>} 331 // CHECK-DAG: [[VAL8:%.+]] = "tf.Reshape"([[VAL7]], [[VAL0]]) 372 // CHECK-DAG: [[VAL0:%.+]] = "tf.Const"() {value = dense<[3, 1, 5, 2]> : tensor<4xi64>} 377 // CHECK-DAG: [[VAL5:%.+]] = "tf.Reshape"(%arg0, [[VAL0]]) 390 // CHECK-DAG: [[VAL0:%.+]] = "tf.Const"() {value = dense<1.275000e+02> : tensor<f32>} 397 // CHECK-DAG: [[VAL7:%.+]] = "tf.Mul"([[VAL6]], [[VAL0]]) 923 // CHECK-DAG: [[VAL0:%.+]] = "tf.Const"() {value = dense<1> : tensor<i32>} 928 // CHECK: [[VAL5:%.+]] = "tf.GatherV2"([[VAL4]], [[VAL3]], [[VAL0]]) {batch_dims = 0 : i64} 939 // CHECK-DAG: [[VAL0:%.+]] = "tf.Const"() {value = dense<1> : tensor<i32>} 972 // CHECK: [[VAL33:%.+]] = "tf.GatherV2"([[VAL32]], [[VAL27]], [[VAL0]]) {batch_dims = 0 : i64} [all …]
|
D | canonicalize.mlir | 1096 // CHECK:[[VAL0:%.+]] = "tf.Const"() {value = dense<3> : tensor<i32>} 1099 // CHECK: return [[VAL0]]
|
/external/tensorflow/tensorflow/compiler/xla/mlir_hlo/tests/Dialect/mhlo/canonicalize/ |
D | convert.mlir | 42 // CHECK-NEXT: [[VAL0:%.+]] = mhlo.convert([[ARG]]) : (tensor<f32>) -> tensor<f16> 43 // CHECK-NEXT: [[VAL1:%.+]] = mhlo.convert([[VAL0]]) : (tensor<f16>) -> tensor<f32>
|
/external/tensorflow/tensorflow/compiler/mlir/xla/tests/translate/ |
D | if.mlir | 13 // CHECK: %[[VAL0:.+]] = f32[] constant(10) 16 // CHECK: %[[VAL1:.+]] = pred[] compare(f32[] %[[A0]], f32[] %[[VAL0]]), direction=LT
|
/external/tensorflow/tensorflow/compiler/mlir/tosa/tests/ |
D | tfl-to-tosa-pipeline.mlir | 208 // CHECK: %[[VAL0:.*]] = "tosa.clamp"(%arg0) {max_fp = 1.000000e+00 : f32, max_int = 1 : i64, min_f… 1392 // CHECK-DAG: %[[VAL0:.+]] = "tosa.const"() {value = dense<-1.000000e+00> : tensor<1xf32>} 1394 // CHECK-DAG: %[[VAL2:.+]] = "tosa.sub"(%[[VAL1]], %[[VAL0]]) 1402 …// CHECK-DAG: %[[VAL0:.+]] = "tosa.const"() {value = dense<{{\[}}[1.000000e+00, 2.000000e+00, 3.00… 1406 …// CHECK: %[[VAL4:.+]] = "tosa.mul"(%[[VAL3]], %[[VAL0]]) {shift = 0 : i32} : (tensor<1x4xf32>, te…
|
/external/tensorflow/tensorflow/compiler/mlir/xla/tests/hlo_to_lhlo_with_xla/ |
D | ops.mlir | 728 // CHECK: %[[VAL0:.*]] = bufferization.to_tensor %{{.*}} : memref<f32> 731 // CHECK: tensor_store %[[VAL0]], %{{.*}} : memref<f32>
|
/external/webp/src/dsp/ |
D | dec_neon.c | 311 #define STORE6_LANE(DST, VAL0, VAL1, LANE) do { \ argument 312 vst3_lane_u8((DST) - 3, (VAL0), (LANE)); \
|
/external/cronet/testing/libfuzzer/proto/ |
D | skia_image_filter.proto | 1278 VAL0 = 0; enumerator
|