Searched refs:VTCR_EL2 (Results 1 – 11 of 11) sorted by relevance
| /external/llvm/test/MC/AArch64/ |
| D | arm64-system-encoding.s | 134 msr VTCR_EL2, x3
214 ; CHECK: msr VTCR_EL2, x3 ; encoding: [0x43,0x21,0x1c,0xd5]
319 mrs x3, VTCR_EL2
504 ; CHECK: mrs x3, VTCR_EL2 ; encoding: [0x43,0x21,0x3c,0xd5]
|
| D | basic-a64-instructions.s | 3808 msr VTCR_EL2, x12
4356 mrs x9, VTCR_EL2
|
| /external/OpenCSD/decoder/tests/snapshots/a55-test-tpiu/ |
| D | device1.ini | 364 VTCR_EL2=0x80000000 key
|
| /external/OpenCSD/decoder/tests/snapshots/a57_single_step/ |
| D | device1.ini | 364 VTCR_EL2=0x80000000 key
|
| /external/rust/crates/gdbstub_arch/src/aarch64/reg/ |
| D | id.rs | 799 pub const VTCR_EL2: Self = Self::System(0b11_100_0010_0001_010); constant
|
| /external/arm-trusted-firmware/docs/components/ |
| D | secure-partition-manager.rst | 889 ``VTCR_EL2`` and ``VSTCR_EL2`` provide configuration bits for controlling the
891 ``VSTCR_EL2.SW`` = 0, ``VSTCR_EL2.SA`` = 0,``VTCR_EL2.NSW`` = 0, ``VTCR_EL2.NSA`` = 1:
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
| D | AArch64GenSystemOperands.inc | 414 VTCR_EL2 = 57610,
2478 { "VTCR_EL2", 0xE10A, true, true, {} }, // 224
3794 { "VTCR_EL2", 224 },
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SystemOperands.td | 559 def : RWSysReg<"VTCR_EL2", 0b11, 0b100, 0b0010, 0b0001, 0b010>;
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | basic-a64-instructions.txt | 3281 # CHECK: msr {{vtcr_el2|VTCR_EL2}}, x12
3573 # CHECK: mrs x9, {{vtcr_el2|VTCR_EL2}}
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64SystemOperands.td | 833 def : RWSysReg<"VTCR_EL2", 0b11, 0b100, 0b0010, 0b0001, 0b010>;
|
| /external/OpenCSD/decoder/tests/snapshots-ete/002-ack_test_scr/ |
| D | test_TARMAC | 468 211 clk cpu0 IT (175) 163a0dac d51c2140 O EL3h_s : MSR VTCR_EL2,x0
469 211 clk cpu0 R VTCR_EL2 00000000:80000000
5250 2146 clk cpu0 IT (2110) 0009f258:00001009f258 d51c2140 O EL3h_s : MSR VTCR_EL2,x0
5251 2146 clk cpu0 R VTCR_EL2 00000000:80000000
8500 3415 clk cpu0 IT (3379) 0009f258:00001009f258_NS d51c2140 O EL2h_n : MSR VTCR_EL2,x0
8501 3415 clk cpu0 R VTCR_EL2 ffffffff:80050090
|