Home
last modified time | relevance | path

Searched refs:addr_low (Results 1 – 4 of 4) sorted by relevance

/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t194/
Dplat_secondary.c31 uint32_t addr_low, addr_high; in plat_secondary_setup() local
53 addr_low = (uint32_t)params_from_bl2->tzdram_base | CPU_RESET_MODE_AA64; in plat_secondary_setup()
57 mmio_write_32(TEGRA_MISC_BASE + MISCREG_AA64_RST_LOW, addr_low); in plat_secondary_setup()
58 assert(mmio_read_32(TEGRA_MISC_BASE + MISCREG_AA64_RST_LOW) == addr_low); in plat_secondary_setup()
64 addr_low); in plat_secondary_setup()
65 assert(mmio_read_32(TEGRA_SCRATCH_BASE + SCRATCH_RESET_VECTOR_LO) == addr_low); in plat_secondary_setup()
/external/arm-trusted-firmware/plat/nvidia/tegra/soc/t186/
Dplat_secondary.c28 uint32_t addr_low, addr_high; in plat_secondary_setup() local
33 addr_low = (uintptr_t)&tegra_secure_entrypoint | CPU_RESET_MODE_AA64; in plat_secondary_setup()
38 addr_low); in plat_secondary_setup()
/external/arm-trusted-firmware/drivers/arm/tzc/
Dtzc380.c65 static uint32_t addr_low(uintptr_t addr) in addr_low() function
89 tzc380_write_region_base_low(tzc380.base, region, addr_low(region_base)); in tzc380_configure_region()
/external/ethtool/
Dfec_8xx.c13 uint32_t addr_low; /* lower 32 bits of station address */ member
58 DUMP_REG(f, addr_low); in fec_8xx_dump_regs()