Home
last modified time | relevance | path

Searched refs:cpu_context_t (Results 1 – 25 of 39) sorted by relevance

12

/external/arm-trusted-firmware/lib/el3_runtime/aarch64/
Dcontext_mgmt.c32 static void manage_extensions_secure(cpu_context_t *ctx);
70 void cm_setup_context(cpu_context_t *ctx, const entry_point_info_t *ep) in cm_setup_context()
369 static void manage_extensions_nonsecure(bool el2_unused, cpu_context_t *ctx) in manage_extensions_nonsecure()
409 static void manage_extensions_secure(cpu_context_t *ctx) in manage_extensions_secure()
452 cpu_context_t *ctx; in cm_init_context_by_index()
464 cpu_context_t *ctx; in cm_init_my_context()
481 cpu_context_t *ctx = cm_get_context(security_state); in cm_prepare_el3_exit()
708 cpu_context_t *ctx; in cm_el2_sysregs_context_save()
730 cpu_context_t *ctx; in cm_el2_sysregs_context_restore()
747 cpu_context_t *ctx; in cm_el1_sysregs_context_save()
[all …]
/external/arm-trusted-firmware/include/lib/el3_runtime/aarch64/
Dcontext.h429 } cpu_context_t; typedef
432 #define get_el3state_ctx(h) (&((cpu_context_t *) h)->el3state_ctx)
434 # define get_fpregs_ctx(h) (&((cpu_context_t *) h)->fpregs_ctx)
436 #define get_el1_sysregs_ctx(h) (&((cpu_context_t *) h)->el1_sysregs_ctx)
438 # define get_el2_sysregs_ctx(h) (&((cpu_context_t *) h)->el2_sysregs_ctx)
440 #define get_gpregs_ctx(h) (&((cpu_context_t *) h)->gpregs_ctx)
441 #define get_cve_2018_3639_ctx(h) (&((cpu_context_t *) h)->cve_2018_3639_ctx)
443 # define get_pauth_ctx(h) (&((cpu_context_t *) h)->pauth_ctx)
451 CASSERT(CTX_GPREGS_OFFSET == __builtin_offsetof(cpu_context_t, gpregs_ctx), \
453 CASSERT(CTX_EL1_SYSREGS_OFFSET == __builtin_offsetof(cpu_context_t, el1_sysregs_ctx), \
[all …]
/external/arm-trusted-firmware/include/lib/el3_runtime/aarch32/
Dcontext.h55 } cpu_context_t; typedef
58 #define get_regs_ctx(h) (&((cpu_context_t *) h)->regs_ctx)
65 CASSERT(CTX_REGS_OFFSET == __builtin_offsetof(cpu_context_t, regs_ctx), \
/external/arm-trusted-firmware/lib/el3_runtime/aarch32/
Dcontext_mgmt.c56 void cm_setup_context(cpu_context_t *ctx, const entry_point_info_t *ep) in cm_setup_context()
160 cpu_context_t *ctx; in cm_init_context_by_index()
172 cpu_context_t *ctx; in cm_init_my_context()
188 cpu_context_t *ctx = cm_get_context(security_state); in cm_prepare_el3_exit()
/external/arm-trusted-firmware/include/lib/extensions/
Dsve.h12 void sve_enable(cpu_context_t *context);
13 void sve_disable(cpu_context_t *context);
Dsme.h24 void sme_enable(cpu_context_t *context);
25 void sme_disable(cpu_context_t *context);
Dsys_reg_trace.h13 void sys_reg_trace_enable(cpu_context_t *context);
Damu.h18 void amu_enable(bool el2_unused, cpu_context_t *ctx);
/external/arm-trusted-firmware/bl1/aarch32/
Dbl1_context_mgmt.c22 static cpu_context_t bl1_cpu_context[2];
96 sizeof(cpu_context_t)); in flush_smc_and_cpu_ctx()
147 cpu_context_t *ctx = cm_get_context(security_state); in bl1_prepare_next_image()
/external/arm-trusted-firmware/lib/extensions/sve/
Dsve.c28 void sve_enable(cpu_context_t *context) in sve_enable()
47 void sve_disable(cpu_context_t *context) in sve_disable()
/external/arm-trusted-firmware/services/std_svc/sdei/
Dsdei_intr_mgmt.c224 static cpu_context_t *restore_and_resume_ns_context(void) in restore_and_resume_ns_context()
226 cpu_context_t *ns_ctx; in restore_and_resume_ns_context()
313 cpu_context_t *ctx, jmp_buf *dispatch_jmp) in setup_ns_dispatch()
411 cpu_context_t *ctx; in sdei_intr_handler()
596 cpu_context_t *ns_ctx; in sdei_dispatch_event()
675 cpu_context_t *ctx; in sdei_event_complete()
/external/arm-trusted-firmware/lib/extensions/sme/
Dsme.c32 void sme_enable(cpu_context_t *context) in sme_enable()
79 void sme_disable(cpu_context_t *context) in sme_disable()
/external/arm-trusted-firmware/docs/getting_started/
Dpsci-lib-integration-guide.rst39 #. Get the non-secure ``cpu_context_t`` for the current CPU by calling
80 ``cpu_context_t`` data structure. The initialization of other non-secure CPU
90 use the same ``cpu_context_t`` data structure for PSCI CPU context management
95 ``cpu_context_t`` is stripped down for just PSCI CPU context management.
98 is expected that the EL3 Runtime Software will query the ``cpu_context_t`` and
104 Runtime Software. Using ``cpu_context_t`` as an intermediary data store
109 information) for exit into non-secure world. Using ``cpu_context_t`` as an
113 Currently the ``cpu_context_t`` data structure for AArch32 stores the following
117 to CPU context ``cpu_context_t`` data and these are described in
137 The CPU context data 'cpu_context_t' is programmed to the registers differently
[all …]
/external/arm-trusted-firmware/plat/nvidia/tegra/common/
Dtegra_fiq_glue.c42 cpu_context_t *ctx = cm_get_context(NON_SECURE); in tegra_fiq_interrupt_handler()
129 cpu_context_t *ctx = cm_get_context(NON_SECURE); in tegra_fiq_get_intr_context()
/external/arm-trusted-firmware/plat/arm/common/aarch64/
Dexecution_state_switch.c45 cpu_context_t *ctx = (cpu_context_t *) handle; in arm_execution_state_switch()
/external/arm-trusted-firmware/bl32/sp_min/
Dsp_min_main.c128 cpu_context_t *ctx = cm_get_context(NON_SECURE); in sp_min_prepare_next_image_entry()
211 cpu_context_t *ctx = cm_get_context(NON_SECURE); in sp_min_warm_boot()
/external/arm-trusted-firmware/lib/extensions/sys_reg_trace/aarch64/
Dsys_reg_trace.c22 void sys_reg_trace_enable(cpu_context_t *ctx) in sys_reg_trace_enable()
/external/arm-trusted-firmware/services/std_svc/rmmd/
Drmmd_private.h47 cpu_context_t cpu_ctx;
/external/arm-trusted-firmware/services/spd/tlkd/
Dtlkd_main.c61 cpu_context_t *s_cpu_context; in tlkd_interrupt_handler()
207 cpu_context_t *ns_cpu_context; in tlkd_smc_handler()
Dtlkd_private.h105 cpu_context_t cpu_ctx;
/external/arm-trusted-firmware/services/std_svc/spm_mm/
Dspm_mm_private.h47 cpu_context_t cpu_ctx;
/external/arm-trusted-firmware/services/std_svc/spmd/
Dspmd_private.h51 cpu_context_t cpu_ctx;
/external/arm-trusted-firmware/include/lib/el3_runtime/
Dcontext_mgmt.h35 void cm_setup_context(cpu_context_t *ctx, const struct entry_point_info *ep);
/external/arm-trusted-firmware/bl1/aarch64/
Dbl1_context_mgmt.c79 static cpu_context_t bl1_cpu_context[2]; in bl1_prepare_next_image()
/external/arm-trusted-firmware/services/spd/opteed/
Dopteed_private.h131 cpu_context_t cpu_ctx;

12