Searched refs:ds_min_i64 (Results 1 – 6 of 6) sorted by relevance
/external/llvm/test/MC/AMDGPU/ |
D | ds.s | 305 ds_min_i64 v2, v[4:5] label
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | local-atomics64.ll | 405 ; GCN: ds_min_i64 413 ; GCN: ds_min_i64 {{.*}} offset:32
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | DSInstructions.td | 427 defm DS_MIN_I64 : DS_1A1D_NORET_mc<"ds_min_i64", VReg_64>; 473 defm DS_MIN_RTN_I64 : DS_1A1D_RET_mc<"ds_min_rtn_i64", VReg_64, "ds_min_i64">;
|
/external/llvm/test/MC/Disassembler/AMDGPU/ |
D | ds_vi.txt | 213 # VI: ds_min_i64 v2, v[4:5] ; encoding: [0x00,0x00,0x8a,0xd8,0x02,0x04,0x00,0x00]
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 848 defm DS_MIN_I64 : DS_1A1D_NORET <0x45, "ds_min_i64", VReg_64>; 871 defm DS_MIN_RTN_I64 : DS_1A1D_RET <0x65, "ds_min_rtn_i64", VReg_64, "ds_min_i64">;
|
/external/mesa3d/src/amd/compiler/ |
D | aco_instruction_selection.cpp | 6731 op64 = aco_opcode::ds_min_i64; in visit_shared_atomic()
|