Searched refs:ds_xor_b32 (Results 1 – 6 of 6) sorted by relevance
/external/llvm/test/MC/AMDGPU/ |
D | ds.s | 97 ds_xor_b32 v2, v4 label
|
/external/llvm/test/CodeGen/AMDGPU/ |
D | local-atomics.ll | 461 ; GCN: ds_xor_b32 469 ; GCN: ds_xor_b32 v{{[0-9]+}}, v{{[0-9]+}} offset:16
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | DSInstructions.td | 390 defm DS_XOR_B32 : DS_1A1D_NORET_mc<"ds_xor_b32">; 457 defm DS_XOR_RTN_B32 : DS_1A1D_RET_mc<"ds_xor_rtn_b32", VGPR_32, "ds_xor_b32">;
|
/external/llvm/test/MC/Disassembler/AMDGPU/ |
D | ds_vi.txt | 57 # VI: ds_xor_b32 v2, v4 ; encoding: [0x00,0x00,0x16,0xd8,0x02,0x04,0x00,0x00]
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 781 defm DS_XOR_B32 : DS_1A1D_NORET <0xb, "ds_xor_b32", VGPR_32>; 813 defm DS_XOR_RTN_B32 : DS_1A1D_RET <0x2b, "ds_xor_rtn_b32", VGPR_32, "ds_xor_b32">;
|
/external/mesa3d/src/amd/compiler/ |
D | aco_instruction_selection.cpp | 6766 op32 = aco_opcode::ds_xor_b32; in visit_shared_atomic()
|