Home
last modified time | relevance | path

Searched refs:fence_count (Results 1 – 15 of 15) sorted by relevance

/external/virglrenderer/tests/
Dtest_virgl_fence.c82 const int fence_count = 100; in START_TEST() local
84 const int target_seqno = base_seqno + fence_count - 1; in START_TEST()
95 for (i = 0; i < fence_count; i++) { in START_TEST()
/external/libdrm/amdgpu/
Damdgpu_cs.c477 uint32_t fence_count, in amdgpu_ioctl_wait_fences() argument
489 drm_fences = alloca(sizeof(struct drm_amdgpu_fence) * fence_count); in amdgpu_ioctl_wait_fences()
490 for (i = 0; i < fence_count; i++) { in amdgpu_ioctl_wait_fences()
500 args.in.fence_count = fence_count; in amdgpu_ioctl_wait_fences()
517 uint32_t fence_count, in amdgpu_cs_wait_fences() argument
526 if (!fences || !status || !fence_count) in amdgpu_cs_wait_fences()
529 for (i = 0; i < fence_count; i++) { in amdgpu_cs_wait_fences()
540 return amdgpu_ioctl_wait_fences(fences, fence_count, wait_all, in amdgpu_cs_wait_fences()
Damdgpu.h1062 uint32_t fence_count,
/external/mesa3d/src/amd/vulkan/
Dradv_radeon_winsys.h317 uint32_t fence_count,
/external/mesa3d/src/intel/vulkan/
Danv_batch_chain.c1783 if (submit->fence_count > 0) { in anv_queue_execbuf_locked()
1786 execbuf.timeline_fences.fence_count = submit->fence_count; in anv_queue_execbuf_locked()
1794 execbuf.execbuf.num_cliprects = submit->fence_count; in anv_queue_execbuf_locked()
Danv_queue.c361 for (uint32_t i = 0; i < submit->fence_count; i++) { in anv_queue_submit_signal_fences()
613 if (submit->fence_count >= submit->fence_array_length) { in anv_queue_submit_add_syncobj()
635 submit->fences[submit->fence_count] = (struct drm_i915_gem_exec_fence) { in anv_queue_submit_add_syncobj()
639 submit->fence_values[submit->fence_count] = value; in anv_queue_submit_add_syncobj()
640 submit->fence_count++; in anv_queue_submit_add_syncobj()
Danv_private.h1186 uint32_t fence_count; member
/external/mesa3d/src/amd/vulkan/winsys/amdgpu/
Dradv_amdgpu_cs.c248 uint32_t fence_count, in radv_amdgpu_fences_wait() argument
252 struct amdgpu_cs_fence *fences = malloc(sizeof(struct amdgpu_cs_fence) * fence_count); in radv_amdgpu_fences_wait()
259 for (uint32_t i = 0; i < fence_count; ++i) in radv_amdgpu_fences_wait()
263 r = amdgpu_cs_wait_fences(fences, fence_count, wait_all, in radv_amdgpu_fences_wait()
/external/igt-gpu-tools/include/drm-uapi/
Damdgpu_drm.h433 __u32 fence_count; member
/external/mesa3d/include/drm-uapi/
Damdgpu_drm.h456 __u32 fence_count; member
Di915_drm.h1071 __u64 fence_count; member
/external/kernel-headers/original/uapi/drm/
Damdgpu_drm.h491 __u32 fence_count; member
Di915_drm.h1322 __u64 fence_count; member
/external/libdrm/include/drm/
Damdgpu_drm.h458 __u32 fence_count; member
/external/rust/crates/ash/src/vk/
Dfeatures.rs807 unsafe extern "system" fn(device: Device, fence_count: u32, p_fences: *const Fence) -> Result;
813 fence_count: u32,
4009 fence_count: u32, in reset_fences()
4012 (self.reset_fences)(device, fence_count, p_fences) in reset_fences()
4022 fence_count: u32, in wait_for_fences()
4027 (self.wait_for_fences)(device, fence_count, p_fences, wait_all, timeout) in wait_for_fences()