Home
last modified time | relevance | path

Searched refs:iis (Results 1 – 22 of 22) sorted by relevance

/external/cldr/common/testData/transforms/
Dka-Latn-t-ka-m0-bgn-1981.txt49 ორგანიზაციის organizats’iis
156 დისკრიმინაციის diskriminats’iis
486 დეკლარაციის deklarats’iis
626 კორესპონდენციის korespondents’iis
/external/igt-gpu-tools/include/drm-uapi/
Dv3d_drm.h214 __u32 iis; member
/external/mesa3d/include/drm-uapi/
Dv3d_drm.h219 __u32 iis; member
/external/aac/
DNOTICE90 www.iis.fraunhofer.de/amm
91 amm-info@iis.fraunhofer.de
/external/kernel-headers/original/uapi/drm/
Dv3d_drm.h300 __u32 iis; member
/external/mesa3d/src/gallium/drivers/v3d/
Dv3d_blit.c423 tfu.iis |= (src_base_slice->padded_height / in v3d_tfu()
427 tfu.iis |= src_base_slice->stride / src->cpp; in v3d_tfu()
/external/mesa3d/src/broadcom/simulator/
Dv3dx_simulator.c162 V3D_WRITE(V3D_TFU_IIS, args->iis); in v3dX()
/external/mesa3d/src/broadcom/drm-shim/
Dv3dx.c197 V3D_WRITE(V3D_TFU_IIS, submit->iis); in v3dX()
/external/llvm/lib/Target/ARM/
DARMInstrThumb2.td578 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
607 (outs rGPR:$Rd), (ins rGPR:$Rn, t2_so_reg:$ShiftedRm), iis,
634 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
636 T2I_bin_irs<opcod, opc, iii, iir, iis, opnode, Commutable, ".w"> {
708 InstrItinClass iis, SDNode opnode,
728 4, iis,
921 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
952 (outs), (ins GPRnopc:$Rn, t2_so_reg:$ShiftedRm), iis,
975 InstrItinClass iii, InstrItinClass iis, RegisterClass target,
1015 def s : T2Iso <(outs target:$Rt), (ins t2addrmode_so_reg:$addr), iis,
[all …]
DARMInstrInfo.td1252 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
1287 iis, opc, "\t$Rd, $Rn, $shift",
1303 iis, opc, "\t$Rd, $Rn, $shift",
1325 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
1359 iis, opc, "\t$Rd, $Rn, $shift",
1375 iis, opc, "\t$Rd, $Rn, $shift",
1398 InstrItinClass iis, SDNode opnode,
1413 4, iis,
1420 4, iis,
1431 InstrItinClass iis, SDNode opnode,
[all …]
/external/exoplayer/tree_8e57d3715f9092d5ec54ebe2e538f34bfcc34479/docs/
Dglossary.md114 [Microsoft documentation](https://www.iis.net/downloads/microsoft/smooth-streaming).
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMInstrThumb2.td721 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
761 (outs rGPR:$Rd), (ins rGPR:$Rn, t2_so_reg:$ShiftedRm), iis,
790 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
792 T2I_bin_irs<opcod, opc, iii, iir, iis, opnode, Commutable, ".w"> {
864 InstrItinClass iis, SDNode opnode,
884 4, iis,
1114 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
1145 (outs), (ins LHSGPR:$Rn, t2_so_reg:$ShiftedRm), iis,
1168 InstrItinClass iii, InstrItinClass iis, RegisterClass target,
1210 def s : T2Iso <(outs target:$Rt), (ins t2addrmode_so_reg:$addr), iis,
[all …]
DARMInstrInfo.td1394 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
1429 iis, opc, "\t$Rd, $Rn, $shift",
1445 iis, opc, "\t$Rd, $Rn, $shift",
1467 InstrItinClass iii, InstrItinClass iir, InstrItinClass iis,
1501 iis, opc, "\t$Rd, $Rn, $shift",
1517 iis, opc, "\t$Rd, $Rn, $shift",
1540 InstrItinClass iis, SDNode opnode,
1555 4, iis,
1562 4, iis,
1573 InstrItinClass iis, SDNode opnode,
[all …]
/external/exoplayer/tree_15dc86382f17a24a3e881e52e31a810c1ea44b49/docs/
Dglossary.md114 [Microsoft documentation](https://www.iis.net/downloads/microsoft/smooth-streaming).
/external/python/cpython2/Doc/c-api/
Dintro.rst236 tuple = Py_BuildValue("(iis)", 1, 2, "three");
237 list = Py_BuildValue("[iis]", 1, 2, "three");
/external/python/cpython3/Doc/c-api/
Dintro.rst377 tuple = Py_BuildValue("(iis)", 1, 2, "three");
378 list = Py_BuildValue("[iis]", 1, 2, "three");
/external/mesa3d/src/broadcom/vulkan/
Dv3dv_meta_copy.c2297 tfu.iis |= width; in copy_buffer_to_image_tfu()
2946 tfu.iis |= src_slice->padded_height / (2 * v3d_utile_height(src->cpp)); in emit_tfu_job()
2949 tfu.iis |= src_slice->stride / src->cpp; in emit_tfu_job()
/external/cpuinfo/test/dmesg/
Dnexus-s.log20 <4>[ 0.000000] s3c24xx_register_clock: new clock iis, id 0, dev (null) uses same enable bit as…
Dxiaomi-mi-5c.log2369 [ 37.261613] rt5659 6-001b: lrck is 48000Hz and pre_div is 1 for iis 1
2373 [ 37.290885] rt5659 6-001b: lrck is 48000Hz and pre_div is 1 for iis 2
2659 [ 114.227805] rt5659 6-001b: lrck is 48000Hz and pre_div is 1 for iis 1
2663 [ 114.250545] rt5659 6-001b: lrck is 48000Hz and pre_div is 1 for iis 2
Dgalaxy-j1-2016.log2564 <6>[ 19.086364] [3: ApmAudio: 414] [c3] [ASoC: VBC ] Set MUX[ad iis mux] to 2
/external/cronet/net/base/registry_controlled_domains/
Deffective_tld_names.dat6050 // Submitted by registry <patrik.wallstrom@iis.se>
/external/cldr/tools/cldr-code/src/main/resources/org/unicode/cldr/util/data/transforms/
Dinternal_raw_IPA-old.txt96220 iis %12347