Searched refs:ldapursw (Results 1 – 10 of 10) sorted by relevance
/external/vixl/test/aarch64/ |
D | test-disasm-aarch64.cc | 1862 COMPARE(ldapursw(x18, MemOperand(sp, 64)), "ldapursw x18, [sp, #64]"); in TEST()
|
D | test-cpu-features-aarch64.cc | 3552 TEST_RCPC_RCPCIMM(ldapursw_0, ldapursw(x0, MemOperand(x1, -196)))
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.h | 1477 void ldapursw(const Register& xt, const MemOperand& src);
|
D | assembler-aarch64.cc | 1853 void Assembler::ldapursw(const Register& rt, const MemOperand& src) { in ldapursw() function in vixl::aarch64::Assembler
|
D | macro-assembler-aarch64.h | 1905 ldapursw(rt, src); in Ldapursw()
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 995 void ldapursw(const Register& xt, const MemOperand& src)
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 3011 defm LDAPURSW : BaseLoadUnscaleV84<"ldapursw", 0b10, 0b10, GPR64>;
|
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenAsmMatcher.inc | 12520 "b\007ldapurh\010ldapursb\010ldapursh\010ldapursw\004ldar\005ldarb\005ld" 15784 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasRCPC_IMMO, … 15785 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__SImm91_3, AMFBS_HasRCPC_IMMO, … 23157 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasRCPC_IMMO, … 23158 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__SImm91_3, AMFBS_HasRCPC_IMMO, …
|
D | AArch64GenAsmWriter.inc | 22434 /* 6223 */ "ldapursw $\x01, [$\x02]\0"
|
D | AArch64GenAsmWriter1.inc | 23155 /* 6215 */ "ldapursw $\x01, [$\x02]\0"
|