Home
last modified time | relevance | path

Searched refs:ldapursw (Results 1 – 10 of 10) sorted by relevance

/external/vixl/test/aarch64/
Dtest-disasm-aarch64.cc1862 COMPARE(ldapursw(x18, MemOperand(sp, 64)), "ldapursw x18, [sp, #64]"); in TEST()
Dtest-cpu-features-aarch64.cc3552 TEST_RCPC_RCPCIMM(ldapursw_0, ldapursw(x0, MemOperand(x1, -196)))
/external/vixl/src/aarch64/
Dassembler-aarch64.h1477 void ldapursw(const Register& xt, const MemOperand& src);
Dassembler-aarch64.cc1853 void Assembler::ldapursw(const Register& rt, const MemOperand& src) { in ldapursw() function in vixl::aarch64::Assembler
Dmacro-assembler-aarch64.h1905 ldapursw(rt, src); in Ldapursw()
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md995 void ldapursw(const Register& xt, const MemOperand& src)
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td3011 defm LDAPURSW : BaseLoadUnscaleV84<"ldapursw", 0b10, 0b10, GPR64>;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12520 "b\007ldapurh\010ldapursb\010ldapursh\010ldapursw\004ldar\005ldarb\005ld"
15784 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasRCPC_IMMO, …
15785 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__SImm91_3, AMFBS_HasRCPC_IMMO, …
23157 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__imm_95_0, AMFBS_HasRCPC_IMMO, …
23158 …{ 2214 /* ldapursw */, AArch64::LDAPURSWi, Convert__Reg1_0__Reg1_2__SImm91_3, AMFBS_HasRCPC_IMMO, …
DAArch64GenAsmWriter.inc22434 /* 6223 */ "ldapursw $\x01, [$\x02]\0"
DAArch64GenAsmWriter1.inc23155 /* 6215 */ "ldapursw $\x01, [$\x02]\0"