/external/llvm/test/CodeGen/AArch64/ |
D | arm64-atomic-128.ll | 8 ; CHECK: ldaxp [[RESULTLO:x[0-9]+]], [[RESULTHI:x[0-9]+]], [x[[ADDR:[0-9]+]]] 41 ; CHECK: ldaxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0] 56 ; CHECK: ldaxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0] 71 ; CHECK: ldaxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0] 86 ; CHECK: ldaxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0] 107 ; CHECK: ldaxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0] 128 ; CHECK: ldaxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0] 149 ; CHECK: ldaxp [[DEST_REGLO:x[0-9]+]], [[DEST_REGHI:x[0-9]+]], [x0] 170 ; CHECK-LABEL: ldaxp 193 ; CHECK: ldaxp xzr, [[IGNORED:x[0-9]+]], [x2]
|
D | arm64-ldxr-stxr.ll | 146 ; CHECK: ldaxp {{x[0-9]+}}, {{x[0-9]+}}, [x0] 148 %ldrexd = tail call %0 @llvm.aarch64.ldaxp(i8* %p) 169 declare %0 @llvm.aarch64.ldaxp(i8*) nounwind
|
D | cmpxchg-O0.ll | 66 ; CHECK: ldaxp [[OLD_LO:x[0-9]+]], [[OLD_HI:x[0-9]+]], [x0]
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | basic-a64-unpredictable.txt | 13 #ldaxp w19, w19, [x1]
|
D | arm64-memory.txt | 502 # CHECK: ldaxp w2, w6, [x1] 503 # CHECK: ldaxp x2, x6, [x1]
|
D | basic-a64-instructions.txt | 1982 #CHECK: ldaxp w5, w18, [sp] 1983 #CHECK: ldaxp x6, x19, [x22] 1984 #CHECK: ldaxp x6, x19, [x22]
|
/external/llvm/test/MC/AArch64/ |
D | arm64-memory.s | 514 ldaxp w2, w6, [x1] 515 ldaxp x2, x6, [x1] 521 ; CHECK: ldaxp w2, w6, [x1] ; encoding: [0x22,0x98,0x7f,0x88] 522 ; CHECK: ldaxp x2, x6, [x1] ; encoding: [0x22,0x98,0x7f,0xc8]
|
D | basic-a64-instructions.s | 2308 ldaxp w26, wzr, [sp] 2309 ldaxp x27, x28, [x30]
|
/external/vixl/ |
D | README.md | 166 `stlxrh`, `stlxr`, `ldaxrb`, `ldaxrh`, `ldaxr`, `stlxp`, `ldaxp`, `stlrb`,
|
/external/vixl/test/aarch64/ |
D | test-disasm-aarch64.cc | 1637 COMPARE(ldaxp(w10, w11, MemOperand(x12)), "ldaxp w10, w11, [x12]"); in TEST() 1638 COMPARE(ldaxp(w13, w14, MemOperand(sp)), "ldaxp w13, w14, [sp]"); in TEST() 1639 COMPARE(ldaxp(x15, x16, MemOperand(x17)), "ldaxp x15, x16, [x17]"); in TEST() 1640 COMPARE(ldaxp(x18, x19, MemOperand(sp)), "ldaxp x18, x19, [sp]"); in TEST()
|
D | test-trace-aarch64.cc | 160 __ ldaxp(w9, w10, MemOperand(x0)); in GenerateTestSequenceBase() local 161 __ ldaxp(x11, x12, MemOperand(x0)); in GenerateTestSequenceBase() local
|
D | test-cpu-features-aarch64.cc | 278 TEST_NONE(ldaxp_0, ldaxp(w0, w1, MemOperand(x2, 0))) 279 TEST_NONE(ldaxp_1, ldaxp(x0, x1, MemOperand(x2, 0)))
|
/external/capstone/suite/MC/AArch64/ |
D | basic-a64-instructions.s.cs | 898 0xfa,0xff,0x7f,0x88 = ldaxp w26, wzr, [sp] 899 0xdb,0xf3,0x7f,0xc8 = ldaxp x27, x28, [x30]
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm-colour | 104 0x~~~~~~~~~~~~~~~~ 887fa809 ldaxp w9, w10, [x0] 105 0x~~~~~~~~~~~~~~~~ c87fb00b ldaxp x11, x12, [x0]
|
D | log-disasm | 104 0x~~~~~~~~~~~~~~~~ 887fa809 ldaxp w9, w10, [x0] 105 0x~~~~~~~~~~~~~~~~ c87fb00b ldaxp x11, x12, [x0]
|
D | log-cpufeatures-custom | 104 0x~~~~~~~~~~~~~~~~ 887fa809 ldaxp w9, w10, [x0] 105 0x~~~~~~~~~~~~~~~~ c87fb00b ldaxp x11, x12, [x0]
|
D | log-cpufeatures | 104 0x~~~~~~~~~~~~~~~~ 887fa809 ldaxp w9, w10, [x0] 105 0x~~~~~~~~~~~~~~~~ c87fb00b ldaxp x11, x12, [x0]
|
D | log-cpufeatures-colour | 104 0x~~~~~~~~~~~~~~~~ 887fa809 ldaxp w9, w10, [x0] 105 0x~~~~~~~~~~~~~~~~ c87fb00b ldaxp x11, x12, [x0]
|
D | log-all | 489 0x~~~~~~~~~~~~~~~~ 887fa809 ldaxp w9, w10, [x0] 492 0x~~~~~~~~~~~~~~~~ c87fb00b ldaxp x11, x12, [x0]
|
/external/capstone/arch/AArch64/ |
D | AArch64MappingInsnOp.inc | 3585 { /* AArch64_LDAXPW, ARM64_INS_LDAXP: ldaxp $rt, $rt2, [$rn] */ 3589 { /* AArch64_LDAXPX, ARM64_INS_LDAXP: ldaxp $rt, $rt2, [$rn] */
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.h | 1348 void ldaxp(const Register& rt, const Register& rt2, const MemOperand& src);
|
D | assembler-aarch64.cc | 1522 void Assembler::ldaxp(const Register& rt, in ldaxp() function in vixl::aarch64::Assembler
|
D | macro-assembler-aarch64.h | 1725 ldaxp(rt, rt2, src); in Ldaxp()
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 2463 def LDAXPW : LoadExclusivePair<0b10, 0, 1, 1, 1, GPR32, "ldaxp">; 2464 def LDAXPX : LoadExclusivePair<0b11, 0, 1, 1, 1, GPR64, "ldaxp">;
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 3272 def LDAXPW : LoadExclusivePair<0b10, 0, 1, 1, 1, GPR32, "ldaxp">; 3273 def LDAXPX : LoadExclusivePair<0b11, 0, 1, 1, 1, GPR64, "ldaxp">;
|