Home
last modified time | relevance | path

Searched refs:ldff1h (Results 1 – 11 of 11) sorted by relevance

/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12525 "b\007ldeorlh\006ldff1b\006ldff1d\006ldff1h\007ldff1sb\007ldff1sh\007ldf"
15882 …{ 2464 /* ldff1h */, AArch64::LDFF1H_REAL, Convert__SVEVectorHReg1_0__SVEPredicate3bAnyReg1_1__Reg…
15883 …{ 2464 /* ldff1h */, AArch64::LDFF1H_S_REAL, Convert__SVEVectorSReg1_0__SVEPredicate3bAnyReg1_1__R…
15884 …{ 2464 /* ldff1h */, AArch64::GLDFF1H_S_IMM_REAL, Convert__SVEVectorSReg1_0__SVEPredicate3bAnyReg1…
15885 …{ 2464 /* ldff1h */, AArch64::LDFF1H_D_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__R…
15886 …{ 2464 /* ldff1h */, AArch64::GLDFF1H_D_IMM_REAL, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1…
15887 …{ 2464 /* ldff1h */, AArch64::LDFF1H_REAL, Convert__SVEVectorList1161_0__SVEPredicate3bAnyReg1_1__…
15888 …{ 2464 /* ldff1h */, AArch64::LDFF1H_S_REAL, Convert__SVEVectorList1321_0__SVEPredicate3bAnyReg1_1…
15889 …{ 2464 /* ldff1h */, AArch64::GLDFF1H_S_IMM_REAL, Convert__SVEVectorList1321_0__SVEPredicate3bAnyR…
15890 …{ 2464 /* ldff1h */, AArch64::LDFF1H_D_REAL, Convert__SVEVectorList1641_0__SVEPredicate3bAnyReg1_1…
[all …]
DAArch64GenAsmWriter.inc22231 /* 2109 */ "ldff1h $\xFF\x01\x20, $\xFF\x02\x07/z, [$\xFF\x03\x10]\0"
22232 /* 2137 */ "ldff1h $\xFF\x01\x21, $\xFF\x02\x07/z, [$\xFF\x03\x0B]\0"
22453 /* 6581 */ "ldff1h $\xFF\x01\x20, $\xFF\x02\x07/z, [$\x03]\0"
22454 /* 6607 */ "ldff1h $\xFF\x01\x24, $\xFF\x02\x07/z, [$\x03]\0"
22455 /* 6633 */ "ldff1h $\xFF\x01\x21, $\xFF\x02\x07/z, [$\x03]\0"
DAArch64GenAsmWriter1.inc22952 /* 2109 */ "ldff1h $\xFF\x01\x20, $\xFF\x02\x07/z, [$\xFF\x03\x10]\0"
22953 /* 2137 */ "ldff1h $\xFF\x01\x21, $\xFF\x02\x07/z, [$\xFF\x03\x0B]\0"
23174 /* 6573 */ "ldff1h $\xFF\x01\x20, $\xFF\x02\x07/z, [$\x03]\0"
23175 /* 6599 */ "ldff1h $\xFF\x01\x24, $\xFF\x02\x07/z, [$\x03]\0"
23176 /* 6625 */ "ldff1h $\xFF\x01\x21, $\xFF\x02\x07/z, [$\x03]\0"
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td429 defm LDFF1H : sve_mem_cldff_ss<0b0101, "ldff1h", Z_h, ZPR16, GPR64shifted16>;
430 defm LDFF1H_S : sve_mem_cldff_ss<0b0110, "ldff1h", Z_s, ZPR32, GPR64shifted16>;
431 defm LDFF1H_D : sve_mem_cldff_ss<0b0111, "ldff1h", Z_d, ZPR64, GPR64shifted16>;
478 …defm GLDFF1H_S : sve_mem_32b_gld_vs_32_unscaled<0b0111, "ldff1h", null_frag, nul…
487 …defm GLDFF1H_S : sve_mem_32b_gld_sv_32_scaled<0b0111, "ldff1h", null_frag, …
500 …defm GLDFF1H_S : sve_mem_32b_gld_vi_32_ptrs<0b0111, "ldff1h", uimm5s2, null_frag, …
513 …defm GLDFF1H_D : sve_mem_64b_gld_vi_64_ptrs<0b0111, "ldff1h", uimm5s2, null_frag, …
530 …defm GLDFF1H_D : sve_mem_64b_gld_vs2_64_unscaled<0b0111, "ldff1h", null_frag, nxv2i16>;
543 …defm GLDFF1H_D : sve_mem_64b_gld_sv2_64_scaled<0b0111, "ldff1h", null_frag, ZP…
560 …defm GLDFF1H_D : sve_mem_64b_gld_vs_32_unscaled<0b0111, "ldff1h", null_frag, nul…
[all …]
/external/vixl/test/aarch64/
Dtest-assembler-sve-aarch64.cc9045 Ld1Macro ldff1h = &MacroAssembler::Ldff1h; in TEST_SVE() local
9047 ldff1_scaled_offset_helper(kHRegSize, kHRegSize, ldff1h, ld1h); in TEST_SVE()
9048 ldff1_scaled_offset_helper(kHRegSize, kSRegSize, ldff1h, ld1h); in TEST_SVE()
9049 ldff1_scaled_offset_helper(kHRegSize, kDRegSize, ldff1h, ld1h); in TEST_SVE()
9084 Ld1Macro ldff1h = &MacroAssembler::Ldff1h; in sve_ldff1_scalar_plus_vector_32_scaled_offset() local
9086 ldff1_32_scaled_offset_helper(kHRegSize, ldff1h, ld1h, UXTW); in sve_ldff1_scalar_plus_vector_32_scaled_offset()
9087 ldff1_32_scaled_offset_helper(kHRegSize, ldff1h, ld1h, SXTW); in sve_ldff1_scalar_plus_vector_32_scaled_offset()
9118 Ld1Macro ldff1h = &MacroAssembler::Ldff1h; in sve_ldff1_scalar_plus_vector_32_unscaled_offset() local
9120 ldff1_32_unscaled_offset_helper(kHRegSize, ldff1h, ld1h, UXTW); in sve_ldff1_scalar_plus_vector_32_unscaled_offset()
9121 ldff1_32_unscaled_offset_helper(kHRegSize, ldff1h, ld1h, SXTW); in sve_ldff1_scalar_plus_vector_32_unscaled_offset()
[all …]
Dtest-disasm-sve-aarch64.cc3434 COMPARE(ldff1h(z28.VnS(), p6.Zeroing(), SVEMemOperand(x1, z30.VnS(), UXTW)), in TEST()
3445 COMPARE(ldff1h(z25.VnS(), in TEST()
3540 COMPARE(ldff1h(z9.VnD(), p3.Zeroing(), SVEMemOperand(z19.VnD())), in TEST()
3805 COMPARE(ldff1h(z28.VnD(), p6.Zeroing(), SVEMemOperand(x1, z30.VnD())), in TEST()
3819 COMPARE(ldff1h(z25.VnD(), in TEST()
3839 COMPARE(ldff1h(z20.VnD(), p5.Zeroing(), SVEMemOperand(x7, z14.VnD(), SXTW)), in TEST()
3853 COMPARE(ldff1h(z4.VnD(), p5.Zeroing(), SVEMemOperand(x7, z1.VnD(), SXTW, 1)), in TEST()
4359 COMPARE(ldff1h(z21.VnH(), p3.Zeroing(), SVEMemOperand(x27)), in TEST()
4361 COMPARE(ldff1h(z11.VnS(), p6.Zeroing(), SVEMemOperand(sp, x15, LSL, 1)), in TEST()
4363 COMPARE(ldff1h(z6.VnD(), p7.Zeroing(), SVEMemOperand(x8, xzr, LSL, 1)), in TEST()
/external/vixl/src/aarch64/
Dmacro-assembler-sve-aarch64.cc1443 static_cast<SVELoad1Fn>(&Assembler::ldff1h)); in Ldff1h()
Dassembler-aarch64.h4760 void ldff1h(const ZRegister& zt,
4814 void ldff1h(const ZRegister& zt,
4820 void ldff1h(const ZRegister& zt,
Dassembler-sve-aarch64.cc4320 void Assembler::ldff1h(const ZRegister& zt, in ldff1h() function in vixl::aarch64::Assembler
4337 void Assembler::ldff1h(const ZRegister& zt, in ldff1h() function in vixl::aarch64::Assembler
Dmacro-assembler-aarch64.h5094 ldff1h(zt, pg, xn, zm); in Ldff1h()
5102 ldff1h(zt, pg, zn, imm5); in Ldff1h()
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md8799 void ldff1h(const ZRegister& zt,
8808 void ldff1h(const ZRegister& zt,
8818 void ldff1h(const ZRegister& zt,