Home
last modified time | relevance | path

Searched refs:mvni (Results 1 – 25 of 29) sorted by relevance

12

/external/capstone/suite/MC/AArch64/
Dneon-mov.s.cs15 0x20,0x04,0x00,0x2f = mvni v0.2s, #0x1
16 0x01,0x04,0x00,0x2f = mvni v1.2s, #0x0
17 0x20,0x24,0x00,0x2f = mvni v0.2s, #0x1, lsl #8
18 0x20,0x44,0x00,0x2f = mvni v0.2s, #0x1, lsl #16
19 0x20,0x64,0x00,0x2f = mvni v0.2s, #0x1, lsl #24
20 0x20,0x04,0x00,0x6f = mvni v0.4s, #0x1
21 0x2f,0x24,0x00,0x6f = mvni v15.4s, #0x1, lsl #8
22 0x30,0x44,0x00,0x6f = mvni v16.4s, #0x1, lsl #16
23 0x3f,0x64,0x00,0x6f = mvni v31.4s, #0x1, lsl #24
24 0x20,0x84,0x00,0x2f = mvni v0.4h, #0x1
[all …]
/external/llvm/test/MC/AArch64/
Dneon-mov.s40 mvni v0.2s, #1
41 mvni v1.2s, #0
42 mvni v0.2s, #1, lsl #8
43 mvni v0.2s, #1, lsl #16
44 mvni v0.2s, #1, lsl #24
45 mvni v0.4s, #1
46 mvni v15.4s, #1, lsl #8
47 mvni v16.4s, #1, lsl #16
48 mvni v31.4s, #1, lsl #24
49 mvni v0.4h, #1
[all …]
Darm64-advsimd.s1080 mvni.2s v0, #1
1081 mvni.2s v0, #1, lsl #0
1082 mvni.2s v0, #1, lsl #8
1083 mvni.2s v0, #1, lsl #16
1084 mvni.2s v0, #1, lsl #24
1086 ; CHECK: mvni.2s v0, #1 ; encoding: [0x20,0x04,0x00,0x2f]
1087 ; CHECK: mvni.2s v0, #1 ; encoding: [0x20,0x04,0x00,0x2f]
1088 ; CHECK: mvni.2s v0, #1, lsl #8 ; encoding: [0x20,0x24,0x00,0x2f]
1089 ; CHECK: mvni.2s v0, #1, lsl #16 ; encoding: [0x20,0x44,0x00,0x2f]
1090 ; CHECK: mvni.2s v0, #1, lsl #24 ; encoding: [0x20,0x64,0x00,0x2f]
[all …]
Dneon-diagnostics.s147 mvni v1.4s, #256
179 mvni v7.4s, #256, msl #16
182 mvni v17.4s, #255, msl #32
/external/llvm/test/CodeGen/AArch64/
Dneon-mov.ll92 ; CHECK: mvni {{v[0-9]+}}.2s, #{{0x10|16}}
98 ; CHECK: mvni {{v[0-9]+}}.2s, #{{0x10|16}}, lsl #8
104 ; CHECK: mvni {{v[0-9]+}}.2s, #{{0x10|16}}, lsl #16
110 ; CHECK: mvni {{v[0-9]+}}.2s, #{{0x10|16}}, lsl #24
116 ; CHECK: mvni {{v[0-9]+}}.4s, #{{0x10|16}}
122 ; CHECK: mvni {{v[0-9]+}}.4s, #{{0x10|16}}, lsl #8
128 ; CHECK: mvni {{v[0-9]+}}.4s, #{{0x10|16}}, lsl #16
135 ; CHECK: mvni {{v[0-9]+}}.4s, #{{0x10|16}}, lsl #24
142 ; CHECK: mvni {{v[0-9]+}}.4h, #{{0x10|16}}
148 ; CHECK: mvni {{v[0-9]+}}.4h, #{{0x10|16}}, lsl #8
[all …]
Daarch64-be-bv.ll152 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].4s, #1
164 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].4s, #1, lsl #8
176 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].4s, #1, lsl #16
188 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].4s, #1, lsl #24
200 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].8h, #1
212 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].8h, #1, lsl #8
224 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].4s, #1, msl #8
236 ; CHECK-NEXT: mvni v[[REG2:[0-9]+]].4s, #1, msl #16
Darm64-neon-2velem-high.ll95 ; CHECK-NEXT: mvni [[REPLICATE:v[0-9]+]].4s, #1, msl #8
121 ; CHECK-NEXT: mvni [[REPLICATE:v[0-9]+]].8h, #17, lsl #8
/external/llvm/test/MC/Disassembler/AArch64/
Darm64-advsimd.txt1524 # CHECK: mvni.2s v0, #0x1
1525 # CHECK: mvni.2s v0, #0x1, lsl #8
1526 # CHECK: mvni.2s v0, #0x1, lsl #16
1527 # CHECK: mvni.2s v0, #0x1, lsl #24
1534 # CHECK: mvni.4s v0, #0x1
1535 # CHECK: mvni.4s v0, #0x1, lsl #8
1536 # CHECK: mvni.4s v0, #0x1, lsl #16
1537 # CHECK: mvni.4s v0, #0x1, lsl #24
1542 # CHECK: mvni.4h v0, #0x1
1543 # CHECK: mvni.4h v0, #0x1, lsl #8
[all …]
Dneon-instructions.txt91 # CHECK: mvni v0.2s, #{{0x0|0}}
104 # CHECK: mvni v16.4s, #16, msl #16
/external/vixl/src/aarch64/
Dmacro-assembler-aarch64.cc945 mvni(vd, ~byte2 & 0xff, LSL, 8); in Movi16bitHelper()
947 mvni(vd, ~byte1 & 0xff); in Movi16bitHelper()
991 mvni(vd, ~bytes[i] & 0xff, LSL, i * 8); in Movi32bitHelper()
1010 mvni(vd, ~bytes[2] & 0xff, MSL, 16); in Movi32bitHelper()
1015 mvni(vd, ~bytes[1] & 0xff, MSL, 8); in Movi32bitHelper()
Dsimulator-aarch64.h3426 LogicVRegister mvni(VectorFormat vform, LogicVRegister dst, uint64_t imm);
Dassembler-aarch64.h2753 void mvni(const VRegister& vd,
Dassembler-aarch64.cc4045 void Assembler::mvni(const VRegister& vd, in mvni() function in vixl::aarch64::Assembler
/external/vixl/test/aarch64/
Dtest-trace-aarch64.cc1294 __ mvni(v25.V2S(), 0xb8, LSL, 8); in GenerateTestSequenceNEON() local
1295 __ mvni(v17.V2S(), 0x6c, MSL, 16); in GenerateTestSequenceNEON() local
1296 __ mvni(v29.V4H(), 0x48, LSL); in GenerateTestSequenceNEON() local
1297 __ mvni(v20.V4S(), 0x7a, LSL, 16); in GenerateTestSequenceNEON() local
1298 __ mvni(v0.V4S(), 0x1e, MSL, 8); in GenerateTestSequenceNEON() local
1299 __ mvni(v31.V8H(), 0x3e, LSL); in GenerateTestSequenceNEON() local
Dtest-cpu-features-aarch64.cc1509 TEST_NEON(mvni_0, mvni(v0.V4H(), 0xd9, LSL, 8))
1510 TEST_NEON(mvni_1, mvni(v0.V8H(), 0x86, LSL, 0))
1511 TEST_NEON(mvni_2, mvni(v0.V2S(), 0xde, LSL, 16))
1512 TEST_NEON(mvni_3, mvni(v0.V4S(), 0x96, LSL, 24))
1513 TEST_NEON(mvni_4, mvni(v0.V2S(), 0x1e, MSL, 16))
1514 TEST_NEON(mvni_5, mvni(v0.V4S(), 0x9b, MSL, 16))
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td4485 defm MVNI : SIMDModifiedImmVectorShift<1, 0b10, 0b00, "mvni">;
4487 def : InstAlias<"mvni $Vd.4h, $imm", (MVNIv4i16 V64:$Vd, imm0_255:$imm, 0), 0>;
4488 def : InstAlias<"mvni $Vd.8h, $imm", (MVNIv8i16 V128:$Vd, imm0_255:$imm, 0), 0>;
4489 def : InstAlias<"mvni $Vd.2s, $imm", (MVNIv2i32 V64:$Vd, imm0_255:$imm, 0), 0>;
4490 def : InstAlias<"mvni $Vd.4s, $imm", (MVNIv4i32 V128:$Vd, imm0_255:$imm, 0), 0>;
4492 def : InstAlias<"mvni.4h $Vd, $imm", (MVNIv4i16 V64:$Vd, imm0_255:$imm, 0), 0>;
4493 def : InstAlias<"mvni.8h $Vd, $imm", (MVNIv8i16 V128:$Vd, imm0_255:$imm, 0), 0>;
4494 def : InstAlias<"mvni.2s $Vd, $imm", (MVNIv2i32 V64:$Vd, imm0_255:$imm, 0), 0>;
4495 def : InstAlias<"mvni.4s $Vd, $imm", (MVNIv4i32 V128:$Vd, imm0_255:$imm, 0), 0>;
4507 def MVNIv2s_msl : SIMDModifiedImmMoveMSL<0, 1, {1,1,0,?}, V64, "mvni", ".2s",
[all …]
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour1058 0x~~~~~~~~~~~~~~~~ 2f052719 mvni v25.2s, #0xb8, lsl #8
1059 0x~~~~~~~~~~~~~~~~ 2f03d591 mvni v17.2s, #0x6c, msl #16
1060 0x~~~~~~~~~~~~~~~~ 2f02851d mvni v29.4h, #0x48, lsl #0
1061 0x~~~~~~~~~~~~~~~~ 6f034754 mvni v20.4s, #0x7a, lsl #16
1062 0x~~~~~~~~~~~~~~~~ 6f00c7c0 mvni v0.4s, #0x1e, msl #8
1063 0x~~~~~~~~~~~~~~~~ 6f0187df mvni v31.8h, #0x3e, lsl #0
Dlog-disasm1058 0x~~~~~~~~~~~~~~~~ 2f052719 mvni v25.2s, #0xb8, lsl #8
1059 0x~~~~~~~~~~~~~~~~ 2f03d591 mvni v17.2s, #0x6c, msl #16
1060 0x~~~~~~~~~~~~~~~~ 2f02851d mvni v29.4h, #0x48, lsl #0
1061 0x~~~~~~~~~~~~~~~~ 6f034754 mvni v20.4s, #0x7a, lsl #16
1062 0x~~~~~~~~~~~~~~~~ 6f00c7c0 mvni v0.4s, #0x1e, msl #8
1063 0x~~~~~~~~~~~~~~~~ 6f0187df mvni v31.8h, #0x3e, lsl #0
Dlog-cpufeatures-custom1057 0x~~~~~~~~~~~~~~~~ 2f052719 mvni v25.2s, #0xb8, lsl #8 ### {NEON} ###
1058 0x~~~~~~~~~~~~~~~~ 2f03d591 mvni v17.2s, #0x6c, msl #16 ### {NEON} ###
1059 0x~~~~~~~~~~~~~~~~ 2f02851d mvni v29.4h, #0x48, lsl #0 ### {NEON} ###
1060 0x~~~~~~~~~~~~~~~~ 6f034754 mvni v20.4s, #0x7a, lsl #16 ### {NEON} ###
1061 0x~~~~~~~~~~~~~~~~ 6f00c7c0 mvni v0.4s, #0x1e, msl #8 ### {NEON} ###
1062 0x~~~~~~~~~~~~~~~~ 6f0187df mvni v31.8h, #0x3e, lsl #0 ### {NEON} ###
Dlog-cpufeatures1057 0x~~~~~~~~~~~~~~~~ 2f052719 mvni v25.2s, #0xb8, lsl #8 // Needs: NEON
1058 0x~~~~~~~~~~~~~~~~ 2f03d591 mvni v17.2s, #0x6c, msl #16 // Needs: NEON
1059 0x~~~~~~~~~~~~~~~~ 2f02851d mvni v29.4h, #0x48, lsl #0 // Needs: NEON
1060 0x~~~~~~~~~~~~~~~~ 6f034754 mvni v20.4s, #0x7a, lsl #16 // Needs: NEON
1061 0x~~~~~~~~~~~~~~~~ 6f00c7c0 mvni v0.4s, #0x1e, msl #8 // Needs: NEON
1062 0x~~~~~~~~~~~~~~~~ 6f0187df mvni v31.8h, #0x3e, lsl #0 // Needs: NEON
Dlog-cpufeatures-colour1057 0x~~~~~~~~~~~~~~~~ 2f052719 mvni v25.2s, #0xb8, lsl #8 NEON
1058 0x~~~~~~~~~~~~~~~~ 2f03d591 mvni v17.2s, #0x6c, msl #16 NEON
1059 0x~~~~~~~~~~~~~~~~ 2f02851d mvni v29.4h, #0x48, lsl #0 NEON
1060 0x~~~~~~~~~~~~~~~~ 6f034754 mvni v20.4s, #0x7a, lsl #16 NEON
1061 0x~~~~~~~~~~~~~~~~ 6f00c7c0 mvni v0.4s, #0x1e, msl #8 NEON
1062 0x~~~~~~~~~~~~~~~~ 6f0187df mvni v31.8h, #0x3e, lsl #0 NEON
Dlog-all5096 0x~~~~~~~~~~~~~~~~ 2f052719 mvni v25.2s, #0xb8, lsl #8
5098 0x~~~~~~~~~~~~~~~~ 2f03d591 mvni v17.2s, #0x6c, msl #16
5100 0x~~~~~~~~~~~~~~~~ 2f02851d mvni v29.4h, #0x48, lsl #0
5102 0x~~~~~~~~~~~~~~~~ 6f034754 mvni v20.4s, #0x7a, lsl #16
5104 0x~~~~~~~~~~~~~~~~ 6f00c7c0 mvni v0.4s, #0x1e, msl #8
5106 0x~~~~~~~~~~~~~~~~ 6f0187df mvni v31.8h, #0x3e, lsl #0
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.td5464 defm MVNI : SIMDModifiedImmVectorShift<1, 0b10, 0b00, "mvni">;
5466 def : InstAlias<"mvni $Vd.4h, $imm", (MVNIv4i16 V64:$Vd, imm0_255:$imm, 0), 0>;
5467 def : InstAlias<"mvni $Vd.8h, $imm", (MVNIv8i16 V128:$Vd, imm0_255:$imm, 0), 0>;
5468 def : InstAlias<"mvni $Vd.2s, $imm", (MVNIv2i32 V64:$Vd, imm0_255:$imm, 0), 0>;
5469 def : InstAlias<"mvni $Vd.4s, $imm", (MVNIv4i32 V128:$Vd, imm0_255:$imm, 0), 0>;
5471 def : InstAlias<"mvni.4h $Vd, $imm", (MVNIv4i16 V64:$Vd, imm0_255:$imm, 0), 0>;
5472 def : InstAlias<"mvni.8h $Vd, $imm", (MVNIv8i16 V128:$Vd, imm0_255:$imm, 0), 0>;
5473 def : InstAlias<"mvni.2s $Vd, $imm", (MVNIv2i32 V64:$Vd, imm0_255:$imm, 0), 0>;
5474 def : InstAlias<"mvni.4s $Vd, $imm", (MVNIv4i32 V128:$Vd, imm0_255:$imm, 0), 0>;
5487 def MVNIv2s_msl : SIMDModifiedImmMoveMSL<0, 1, {1,1,0,?}, V64, "mvni", ".2s",
[all …]
/external/capstone/arch/AArch64/
DAArch64MappingInsnOp.inc4349 { /* AArch64_MVNIv2i32, ARM64_INS_MVNI: mvni.2s $rd, $imm8$shift */
4353 { /* AArch64_MVNIv2s_msl, ARM64_INS_MVNI: mvni.2s $rd, $imm8$shift */
4357 { /* AArch64_MVNIv4i16, ARM64_INS_MVNI: mvni.4h $rd, $imm8$shift */
4361 { /* AArch64_MVNIv4i32, ARM64_INS_MVNI: mvni.4s $rd, $imm8$shift */
4365 { /* AArch64_MVNIv4s_msl, ARM64_INS_MVNI: mvni.4s $rd, $imm8$shift */
4369 { /* AArch64_MVNIv8i16, ARM64_INS_MVNI: mvni.8h $rd, $imm8$shift */
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12544 "sub\003mul\003mvn\004mvni\004nand\005nands\004nbsl\003neg\004negs\003ng"
16770 …{ 3418 /* mvni */, AArch64::MVNIv2i32, Convert__VectorReg641_1__Imm0_2551_2__imm_95_0, AMFBS_None,…
16771 …{ 3418 /* mvni */, AArch64::MVNIv4i16, Convert__VectorReg641_1__Imm0_2551_2__imm_95_0, AMFBS_None,…
16772 …{ 3418 /* mvni */, AArch64::MVNIv4i32, Convert__VectorReg1281_1__Imm0_2551_2__imm_95_0, AMFBS_None…
16773 …{ 3418 /* mvni */, AArch64::MVNIv8i16, Convert__VectorReg1281_1__Imm0_2551_2__imm_95_0, AMFBS_None…
16774 …{ 3418 /* mvni */, AArch64::MVNIv4i32, Convert__VectorReg1281_0__Imm0_2551_2__imm_95_0, AMFBS_None…
16775 …{ 3418 /* mvni */, AArch64::MVNIv8i16, Convert__VectorReg1281_0__Imm0_2551_2__imm_95_0, AMFBS_None…
16776 …{ 3418 /* mvni */, AArch64::MVNIv2i32, Convert__VectorReg641_0__Imm0_2551_2__imm_95_0, AMFBS_None,…
16777 …{ 3418 /* mvni */, AArch64::MVNIv4i16, Convert__VectorReg641_0__Imm0_2551_2__imm_95_0, AMFBS_None,…
16778 …{ 3418 /* mvni */, AArch64::MVNIv4i32, Convert__VectorReg1281_0__Imm0_2551_2__LogicalVecShifter1_3…
[all …]

12