Home
last modified time | relevance | path

Searched refs:s_abs_i32 (Results 1 – 6 of 6) sorted by relevance

/external/llvm/test/CodeGen/AMDGPU/
Dsminmax.ll5 ; FUNC-LABEL: {{^}}s_abs_i32:
6 ; GCN: s_abs_i32
10 define void @s_abs_i32(i32 addrspace(1)* %out, i32 %val) nounwind {
36 ; GCN: s_abs_i32
37 ; GCN: s_abs_i32
83 ; TODO: this should use s_abs_i32
84 ; GCN: s_abs_i32
85 ; GCN: s_abs_i32
86 ; GCN: s_abs_i32
87 ; GCN: s_abs_i32
/external/llvm/test/MC/AMDGPU/
Dsop1.s239 s_abs_i32 s1, s2 label
/external/llvm/test/MC/Disassembler/AMDGPU/
Dsop1_vi.txt171 # VI: s_abs_i32 s1, s2 ; encoding: [0x02,0x30,0x81,0xbe]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSOPInstructions.td280 def S_ABS_I32 : SOP1_32 <"s_abs_i32">;
/external/llvm/lib/Target/AMDGPU/
DSIInstructions.td187 defm S_ABS_I32 : SOP1_32 <sop1<0x34, 0x30>, "s_abs_i32", []>;
/external/mesa3d/src/amd/compiler/
Daco_instruction_selection.cpp1275 bld.sop1(aco_opcode::s_abs_i32, Definition(dst), bld.def(s1, scc), src); in visit_alu_instr()