Searched refs:s_bcnt1_i32_b32 (Results 1 – 6 of 6) sorted by relevance
| /external/llvm/test/MC/AMDGPU/ |
| D | sop1.s | 99 s_bcnt1_i32_b32 s1, s2 label
|
| /external/llvm/test/CodeGen/AMDGPU/ |
| D | ctpop.ll | 13 ; GCN: s_bcnt1_i32_b32 [[SRESULT:s[0-9]+]], [[SVAL]]
277 ; GCN: s_bcnt1_i32_b32 [[SRESULT:s[0-9]+]], [[VAL]]
|
| /external/llvm/test/MC/Disassembler/AMDGPU/ |
| D | sop1_vi.txt | 66 # VI: s_bcnt1_i32_b32 s1, s2 ; encoding: [0x02,0x0c,0x81,0xbe]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SOPInstructions.td | 192 def S_BCNT1_I32_B32 : SOP1_32 <"s_bcnt1_i32_b32",
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIInstructions.td | 123 defm S_BCNT1_I32_B32 : SOP1_32 <sop1<0x0f, 0x0c>, "s_bcnt1_i32_b32",
|
| /external/mesa3d/src/amd/compiler/ |
| D | aco_instruction_selection.cpp | 2861 bld.sop1(aco_opcode::s_bcnt1_i32_b32, Definition(dst), bld.def(s1, scc), src); in visit_alu_instr()
|