Home
last modified time | relevance | path

Searched refs:sdot (Results 1 – 25 of 32) sorted by relevance

12

/external/skia/src/core/
DSkMatrix.cpp242 static inline SkScalar sdot(SkScalar a, SkScalar b, SkScalar c, SkScalar d) { in sdot() function
246 static inline SkScalar sdot(SkScalar a, SkScalar b, SkScalar c, SkScalar d, in sdot() function
275 fMat[kMTransX] += sdot(fMat[kMScaleX], dx, fMat[kMSkewX], dy); in preTranslate()
276 fMat[kMTransY] += sdot(fMat[kMSkewY], dx, fMat[kMScaleY], dy); in preTranslate()
403 fMat[kMTransX] = sdot(sinV, py, oneMinusCosV, px); in setSinCos()
407 fMat[kMTransY] = sdot(-sinV, px, oneMinusCosV, py); in setSinCos()
962 SkScalar x = sdot(sx, m.fMat[kMScaleX], sy, m.fMat[kMSkewX]) + m.fMat[kMTransX]; in Persp_pts()
963 SkScalar y = sdot(sx, m.fMat[kMSkewY], sy, m.fMat[kMScaleY]) + m.fMat[kMTransY]; in Persp_pts()
964 SkScalar z = sdot(sx, m.fMat[kMPersp0], sy, m.fMat[kMPersp1]) + m.fMat[kMPersp2]; in Persp_pts()
1052 SkScalar x = sdot(sx, mat[M::kMScaleX], sy, mat[M::kMSkewX], sw, mat[M::kMTransX]); in MapHomogeneousPointsWithStride()
[all …]
/external/eigen/blas/
Ddouble.cpp22 double EIGEN_BLAS_FUNC(sdot)(int* n, float* x, int* incx, float* y, int* incy) in EIGEN_BLAS_FUNC() argument
/external/skia/modules/canvaskit/
Dmatrix.js11 function sdot() { // to be called with an even number of scalar args function
159 cosV, -sinV, sdot( sinV, py, 1 - cosV, px),
160 sinV, cosV, sdot(-sinV, px, 1 - cosV, py),
/external/apache-xml/src/main/java/org/apache/xml/serializer/
DHTMLEntities.properties255 sdot=8901 key
/external/eigen/Eigen/src/misc/
Dblas.h21 float BLASFUNC(sdot) (int *, float *, int *, float *, int *);
/external/clang/include/clang/AST/
DCommentHTMLNamedCharacterReferences.td154 def : NCR<"sdot", 0x022C5>;
/external/eigen/bench/btl/libs/BLAS/
Dblas.h16 float BLASFUNC(sdot) (int *, float *, int *, float *, int *);
/external/vixl/test/aarch64/
Dtest-api-movprfx-aarch64.cc238 __ sdot(z5.VnS(), z18.VnB(), z5.VnB(), 1); in TEST() local
241 __ sdot(z15.VnD(), z2.VnH(), z15.VnH(), 1); in TEST() local
244 __ sdot(z30.VnD(), z30.VnH(), z13.VnH(), 1); in TEST() local
247 __ sdot(z8.VnS(), z8.VnB(), z9.VnB()); in TEST() local
250 __ sdot(z23.VnS(), z14.VnB(), z23.VnB()); in TEST() local
253 __ sdot(z26.VnS(), z26.VnB(), z5.VnB(), 1); in TEST() local
1158 __ sdot(z16.VnD(), z11.VnH(), z7.VnH(), 1); in TEST() local
1161 __ sdot(z27.VnD(), z18.VnH(), z0.VnH()); in TEST() local
1164 __ sdot(z20.VnS(), z10.VnB(), z1.VnB(), 1); in TEST() local
1540 __ sdot(z0.VnD(), z10.VnH(), z12.VnH(), 1); in TEST() local
[all …]
Dtest-simulator-aarch64.cc4616 DEFINE_TEST_NEON_3DIFF_DOUBLE_WIDE(sdot, Basic)
4937 DEFINE_TEST_NEON_BYELEMENT_DOT_PRODUCT(sdot, Basic, Basic, Basic) in DEFINE_TEST_NEON_2SAME_FP_FP16_SCALAR()
Dtest-cpu-features-aarch64.cc3564 TEST_NEON_DOTPRODUCT(sdot_0, sdot(v0.V2S(), v1.V8B(), v2.S4B(), 1))
3565 TEST_NEON_DOTPRODUCT(sdot_1, sdot(v0.V4S(), v1.V16B(), v2.S4B(), 1))
3566 TEST_NEON_DOTPRODUCT(sdot_2, sdot(v0.V2S(), v1.V8B(), v2.V8B()))
3567 TEST_NEON_DOTPRODUCT(sdot_3, sdot(v0.V4S(), v1.V16B(), v2.V16B()))
Dtest-disasm-sve-aarch64.cc2852 COMPARE(sdot(z13.VnS(), z12.VnB(), z12.VnB()), "sdot z13.s, z12.b, z12.b"); in TEST()
2853 COMPARE(sdot(z18.VnD(), z27.VnH(), z22.VnH()), "sdot z18.d, z27.h, z22.h"); in TEST()
5379 COMPARE(sdot(z17.VnD(), z21.VnH(), z15.VnH(), 0), in TEST()
5381 COMPARE(sdot(z28.VnS(), z9.VnB(), z7.VnB(), 1), "sdot z28.s, z9.b, z7.b[1]"); in TEST()
/external/XNNPACK/src/qc8-igemm/gen/
D4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S119 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
122 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
/external/XNNPACK/src/qc8-gemm/gen/
D4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S106 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
109 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
/external/XNNPACK/src/qs8-gemm/gen/
D4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S106 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
109 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
D4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S106 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
109 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
/external/XNNPACK/src/qs8-igemm/gen/
D4x16c4-minmax-fp32-aarch64-neondot-cortex-a55.S119 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
122 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
D4x16c4-minmax-rndnu-aarch64-neondot-cortex-a55.S119 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
122 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
/external/XNNPACK/src/qs8-igemm/
D4x16c4-aarch64-neondot-cortex-a55.S.in121 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
124 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
/external/XNNPACK/src/qs8-gemm/
D4x16c4-aarch64-neondot-cortex-a55.S.in107 # 4 row of 4 vectors wide = 16 sdot instructions for 4 channels
110 # for each 4 sdot, 1 LD64 for A, 2 LD64 for W + INS.
/external/vixl/src/aarch64/
Dmacro-assembler-sve-aarch64.cc1804 V(Sdot, sdot, FourRegDestructiveHelper) \
1895 SVEDotIndexHelper(&Assembler::sdot, zd, za, zn, zm, index); in VIXL_SVE_4REG_1IMM_LIST()
Dassembler-aarch64.h3361 void sdot(const VRegister& vd, const VRegister& vn, const VRegister& vm);
3402 void sdot(const VRegister& vd,
5261 void sdot(const ZRegister& zda,
5267 void sdot(const ZRegister& zda, const ZRegister& zn, const ZRegister& zm);
Dsimulator-aarch64.cc7415 sdot(vf, rd, rn, rm); in VisitNEON3SameExtra()
7847 sdot(vform, rd, rn, temp); in SimulateNEONDotProdByElement()
11348 sdot(vform, zda, zn, zm); in VisitSVEIntMulAddUnpredicated()
12800 sdot(vform, zda, zn, temp); in VisitSVEMulIndex()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td151 defm SDOT_ZZZ : sve_intx_dot<0b0, "sdot", int_aarch64_sve_sdot>;
154 defm SDOT_ZZZI : sve_intx_dot_by_indexed_elem<0b0, "sdot", int_aarch64_sve_sdot_lane>;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12559 "ivr\004sdot\003sel\006setf16\005setf8\006setffr\003sev\004sevl\005sha1c"
17226 …{ 4127 /* sdot */, AArch64::SDOT_ZZZ_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEVectorBReg1_1__SVE…
17227 …{ 4127 /* sdot */, AArch64::SDOT_ZZZ_D, Convert__SVEVectorDReg1_0__Tie0_1_1__SVEVectorHReg1_1__SVE…
17228 …{ 4127 /* sdot */, AArch64::SDOT_ZZZI_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEVectorBReg1_1__SV…
17229 …{ 4127 /* sdot */, AArch64::SDOT_ZZZI_D, Convert__SVEVectorDReg1_0__Tie0_1_1__SVEVectorHReg1_1__SV…
17230 …{ 4127 /* sdot */, AArch64::SDOTv16i8, Convert__VectorReg1281_0__Tie0_1_1__VectorReg1281_2__Vector…
17231 …{ 4127 /* sdot */, AArch64::SDOTv8i8, Convert__VectorReg641_0__Tie0_1_1__VectorReg641_2__VectorReg…
17232 …{ 4127 /* sdot */, AArch64::SDOTlanev16i8, Convert__VectorReg1281_0__Tie0_1_1__VectorReg1281_2__Ve…
17233 …{ 4127 /* sdot */, AArch64::SDOTlanev8i8, Convert__VectorReg641_0__Tie0_1_1__VectorReg641_2__Vecto…
24599 …{ 4127 /* sdot */, AArch64::SDOTv16i8, Convert__imm_95_0__Tie0_1_1__imm_95_0__imm_95_0, AMFBS_HasD…
[all …]
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md4863 void sdot(const VRegister& vd, const VRegister& vn, const VRegister& vm)
4870 void sdot(const VRegister& vd,
9942 void sdot(const ZRegister& zda,
9952 void sdot(const ZRegister& zda, const ZRegister& zn, const ZRegister& zm)

12