/external/capstone/suite/MC/AArch64/ |
D | neon-halving-add-sub.s.cs | 2 0x20,0x04,0x22,0x0e = shadd v0.8b, v1.8b, v2.8b 3 0x20,0x04,0x22,0x4e = shadd v0.16b, v1.16b, v2.16b 4 0x20,0x04,0x62,0x0e = shadd v0.4h, v1.4h, v2.4h 5 0x20,0x04,0x62,0x4e = shadd v0.8h, v1.8h, v2.8h 6 0x20,0x04,0xa2,0x0e = shadd v0.2s, v1.2s, v2.2s 7 0x20,0x04,0xa2,0x4e = shadd v0.4s, v1.4s, v2.4s
|
/external/llvm/test/MC/AArch64/ |
D | neon-halving-add-sub.s | 9 shadd v0.8b, v1.8b, v2.8b 10 shadd v0.16b, v1.16b, v2.16b 11 shadd v0.4h, v1.4h, v2.4h 12 shadd v0.8h, v1.8h, v2.8h 13 shadd v0.2s, v1.2s, v2.2s 14 shadd v0.4s, v1.4s, v2.4s
|
D | arm64-advsimd.s | 340 shadd.8b v0, v0, v0 411 ; CHECK: shadd.8b v0, v0, v0 ; encoding: [0x00,0x04,0x20,0x0e]
|
D | neon-diagnostics.s | 797 shadd v0.2d, v1.2d, v2.2d
|
/external/llvm/test/CodeGen/AArch64/ |
D | arm64-vhadd.ll | 5 ;CHECK: shadd.8b 8 %tmp3 = call <8 x i8> @llvm.aarch64.neon.shadd.v8i8(<8 x i8> %tmp1, <8 x i8> %tmp2) 14 ;CHECK: shadd.16b 17 %tmp3 = call <16 x i8> @llvm.aarch64.neon.shadd.v16i8(<16 x i8> %tmp1, <16 x i8> %tmp2) 23 ;CHECK: shadd.4h 26 %tmp3 = call <4 x i16> @llvm.aarch64.neon.shadd.v4i16(<4 x i16> %tmp1, <4 x i16> %tmp2) 32 ;CHECK: shadd.8h 35 %tmp3 = call <8 x i16> @llvm.aarch64.neon.shadd.v8i16(<8 x i16> %tmp1, <8 x i16> %tmp2) 41 ;CHECK: shadd.2s 44 %tmp3 = call <2 x i32> @llvm.aarch64.neon.shadd.v2i32(<2 x i32> %tmp1, <2 x i32> %tmp2) [all …]
|
/external/renderscript-intrinsics-replacement-toolkit/renderscript-toolkit/src/main/cpp/ |
D | Resize_advsimd.S | 427 shadd v0.8h, v10.8h, v8.8h
|
/external/vixl/test/aarch64/ |
D | test-trace-aarch64.cc | 1405 __ shadd(v7.V16B(), v4.V16B(), v9.V16B()); in GenerateTestSequenceNEON() local 1406 __ shadd(v29.V2S(), v25.V2S(), v24.V2S()); in GenerateTestSequenceNEON() local 1407 __ shadd(v31.V4H(), v10.V4H(), v13.V4H()); in GenerateTestSequenceNEON() local 1408 __ shadd(v21.V4S(), v16.V4S(), v8.V4S()); in GenerateTestSequenceNEON() local 1409 __ shadd(v14.V8B(), v29.V8B(), v22.V8B()); in GenerateTestSequenceNEON() local 1410 __ shadd(v19.V8H(), v24.V8H(), v20.V8H()); in GenerateTestSequenceNEON() local
|
D | test-cpu-features-aarch64.cc | 1624 TEST_NEON(shadd_0, shadd(v0.V8B(), v1.V8B(), v2.V8B())) 1625 TEST_NEON(shadd_1, shadd(v0.V16B(), v1.V16B(), v2.V16B())) 1626 TEST_NEON(shadd_2, shadd(v0.V4H(), v1.V4H(), v2.V4H())) 1627 TEST_NEON(shadd_3, shadd(v0.V8H(), v1.V8H(), v2.V8H())) 1628 TEST_NEON(shadd_4, shadd(v0.V2S(), v1.V2S(), v2.V2S())) 1629 TEST_NEON(shadd_5, shadd(v0.V4S(), v1.V4S(), v2.V4S()))
|
D | test-api-movprfx-aarch64.cc | 2100 __ shadd(z20.VnB(), p3.Merging(), z20.VnB(), z7.VnB()); in TEST() local 3287 __ shadd(z20.VnB(), p3.Merging(), z20.VnB(), z20.VnB()); in TEST() local 3595 __ shadd(z20.VnB(), p3.Merging(), z20.VnB(), z7.VnB()); in TEST() local
|
D | test-disasm-sve-aarch64.cc | 6294 COMPARE(shadd(z20.VnB(), p3.Merging(), z20.VnB(), z7.VnB()), in TEST() 6296 COMPARE(shadd(z20.VnD(), p3.Merging(), z20.VnD(), z7.VnD()), in TEST() 6298 COMPARE(shadd(z20.VnH(), p3.Merging(), z20.VnH(), z7.VnH()), in TEST() 6300 COMPARE(shadd(z20.VnS(), p3.Merging(), z20.VnS(), z7.VnS()), in TEST()
|
D | test-simulator-aarch64.cc | 4552 DEFINE_TEST_NEON_3SAME_NO2D(shadd, Basic)
|
/external/vixl/test/test-trace-reference/ |
D | log-disasm-colour | 1169 0x~~~~~~~~~~~~~~~~ 4e290487 shadd v7.16b, v4.16b, v9.16b 1170 0x~~~~~~~~~~~~~~~~ 0eb8073d shadd v29.2s, v25.2s, v24.2s 1171 0x~~~~~~~~~~~~~~~~ 0e6d055f shadd v31.4h, v10.4h, v13.4h 1172 0x~~~~~~~~~~~~~~~~ 4ea80615 shadd v21.4s, v16.4s, v8.4s 1173 0x~~~~~~~~~~~~~~~~ 0e3607ae shadd v14.8b, v29.8b, v22.8b 1174 0x~~~~~~~~~~~~~~~~ 4e740713 shadd v19.8h, v24.8h, v20.8h
|
D | log-disasm | 1169 0x~~~~~~~~~~~~~~~~ 4e290487 shadd v7.16b, v4.16b, v9.16b 1170 0x~~~~~~~~~~~~~~~~ 0eb8073d shadd v29.2s, v25.2s, v24.2s 1171 0x~~~~~~~~~~~~~~~~ 0e6d055f shadd v31.4h, v10.4h, v13.4h 1172 0x~~~~~~~~~~~~~~~~ 4ea80615 shadd v21.4s, v16.4s, v8.4s 1173 0x~~~~~~~~~~~~~~~~ 0e3607ae shadd v14.8b, v29.8b, v22.8b 1174 0x~~~~~~~~~~~~~~~~ 4e740713 shadd v19.8h, v24.8h, v20.8h
|
D | log-cpufeatures-custom | 1168 0x~~~~~~~~~~~~~~~~ 4e290487 shadd v7.16b, v4.16b, v9.16b ### {NEON} ### 1169 0x~~~~~~~~~~~~~~~~ 0eb8073d shadd v29.2s, v25.2s, v24.2s ### {NEON} ### 1170 0x~~~~~~~~~~~~~~~~ 0e6d055f shadd v31.4h, v10.4h, v13.4h ### {NEON} ### 1171 0x~~~~~~~~~~~~~~~~ 4ea80615 shadd v21.4s, v16.4s, v8.4s ### {NEON} ### 1172 0x~~~~~~~~~~~~~~~~ 0e3607ae shadd v14.8b, v29.8b, v22.8b ### {NEON} ### 1173 0x~~~~~~~~~~~~~~~~ 4e740713 shadd v19.8h, v24.8h, v20.8h ### {NEON} ###
|
D | log-cpufeatures | 1168 0x~~~~~~~~~~~~~~~~ 4e290487 shadd v7.16b, v4.16b, v9.16b // Needs: NEON 1169 0x~~~~~~~~~~~~~~~~ 0eb8073d shadd v29.2s, v25.2s, v24.2s // Needs: NEON 1170 0x~~~~~~~~~~~~~~~~ 0e6d055f shadd v31.4h, v10.4h, v13.4h // Needs: NEON 1171 0x~~~~~~~~~~~~~~~~ 4ea80615 shadd v21.4s, v16.4s, v8.4s // Needs: NEON 1172 0x~~~~~~~~~~~~~~~~ 0e3607ae shadd v14.8b, v29.8b, v22.8b // Needs: NEON 1173 0x~~~~~~~~~~~~~~~~ 4e740713 shadd v19.8h, v24.8h, v20.8h // Needs: NEON
|
D | log-cpufeatures-colour | 1168 0x~~~~~~~~~~~~~~~~ 4e290487 shadd v7.16b, v4.16b, v9.16b [1;35mNEON[0;m 1169 0x~~~~~~~~~~~~~~~~ 0eb8073d shadd v29.2s, v25.2s, v24.2s [1;35mNEON[0;m 1170 0x~~~~~~~~~~~~~~~~ 0e6d055f shadd v31.4h, v10.4h, v13.4h [1;35mNEON[0;m 1171 0x~~~~~~~~~~~~~~~~ 4ea80615 shadd v21.4s, v16.4s, v8.4s [1;35mNEON[0;m 1172 0x~~~~~~~~~~~~~~~~ 0e3607ae shadd v14.8b, v29.8b, v22.8b [1;35mNEON[0;m 1173 0x~~~~~~~~~~~~~~~~ 4e740713 shadd v19.8h, v24.8h, v20.8h [1;35mNEON[0;m
|
D | log-all | 5318 0x~~~~~~~~~~~~~~~~ 4e290487 shadd v7.16b, v4.16b, v9.16b 5320 0x~~~~~~~~~~~~~~~~ 0eb8073d shadd v29.2s, v25.2s, v24.2s 5322 0x~~~~~~~~~~~~~~~~ 0e6d055f shadd v31.4h, v10.4h, v13.4h 5324 0x~~~~~~~~~~~~~~~~ 4ea80615 shadd v21.4s, v16.4s, v8.4s 5326 0x~~~~~~~~~~~~~~~~ 0e3607ae shadd v14.8b, v29.8b, v22.8b 5328 0x~~~~~~~~~~~~~~~~ 4e740713 shadd v19.8h, v24.8h, v20.8h
|
/external/capstone/arch/AArch64/ |
D | AArch64MappingInsnOp.inc | 5045 { /* AArch64_SHADDv16i8, ARM64_INS_SHADD: shadd.16b $rd, $rn, $rm| */ 5049 { /* AArch64_SHADDv2i32, ARM64_INS_SHADD: shadd.2s $rd, $rn, $rm| */ 5053 { /* AArch64_SHADDv4i16, ARM64_INS_SHADD: shadd.4h $rd, $rn, $rm| */ 5057 { /* AArch64_SHADDv4i32, ARM64_INS_SHADD: shadd.4s $rd, $rn, $rm| */ 5061 { /* AArch64_SHADDv8i16, ARM64_INS_SHADD: shadd.8h $rd, $rn, $rm| */ 5065 { /* AArch64_SHADDv8i8, ARM64_INS_SHADD: shadd.8b $rd, $rn, $rm| */
|
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/ |
D | AArch64GenAsmMatcher.inc | 12562 "shadd\003shl\004shll\005shll2\004shrn\005shrn2\005shrnb\005shrnt\005shs" 17258 …{ 4279 /* shadd */, AArch64::SHADDv16i8, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_… 17259 …{ 4279 /* shadd */, AArch64::SHADDv4i32, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_… 17260 …{ 4279 /* shadd */, AArch64::SHADDv8i16, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_… 17261 …{ 4279 /* shadd */, AArch64::SHADDv2i32, Convert__VectorReg641_0__VectorReg641_2__VectorReg641_4, … 17262 …{ 4279 /* shadd */, AArch64::SHADDv4i16, Convert__VectorReg641_0__VectorReg641_2__VectorReg641_4, … 17263 …{ 4279 /* shadd */, AArch64::SHADDv8i8, Convert__VectorReg641_0__VectorReg641_2__VectorReg641_4, A… 17264 …{ 4279 /* shadd */, AArch64::SHADD_ZPmZ_H, Convert__SVEVectorHReg1_0__SVEPredicate3bAnyReg1_1__Tie… 17265 …{ 4279 /* shadd */, AArch64::SHADD_ZPmZ_S, Convert__SVEVectorSReg1_0__SVEPredicate3bAnyReg1_1__Tie… 17266 …{ 4279 /* shadd */, AArch64::SHADD_ZPmZ_D, Convert__SVEVectorDReg1_0__SVEPredicate3bAnyReg1_1__Tie… [all …]
|
/external/vixl/src/aarch64/ |
D | assembler-aarch64.h | 2483 void shadd(const VRegister& vd, const VRegister& vn, const VRegister& vm); 6194 void shadd(const ZRegister& zd,
|
D | macro-assembler-aarch64.h | 2743 V(shadd, Shadd) \ 3063 V(shadd, Shadd) \
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
D | AArch64SVEInstrInfo.td | 1328 defm SHADD_ZPmZ : sve2_int_arith_pred<0b100000, "shadd">;
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-advsimd.txt | 323 # CHECK: shadd.8b v0, v0, v0
|
D | neon-instructions.txt | 312 # CHECK: shadd v0.8b, v31.8b, v29.8b
|
/external/vixl/doc/aarch64/ |
D | supported-instructions-aarch64.md | 4880 void shadd(const VRegister& vd, const VRegister& vn, const VRegister& vm) 9986 void shadd(const ZRegister& zd,
|