| /external/capstone/suite/MC/ARM/ |
| D | basic-arm-instructions.s.cs | 673 0x53,0x85,0x02,0xe7 = smlsd r2, r3, r5, r8
|
| /external/vixl/src/aarch32/ |
| D | assembler-aarch32.h | 3147 void smlsd(
3149 void smlsd(Register rd, Register rn, Register rm, Register ra) { in smlsd() function
3150 smlsd(al, rd, rn, rm, ra); in smlsd()
|
| D | disasm-aarch32.h | 1133 void smlsd(
|
| D | disasm-aarch32.cc | 2672 void Disassembler::smlsd( in smlsd() function in vixl::aarch32::Disassembler
21973 smlsd(CurrentCond(), in DecodeT32()
63855 smlsd(condition, in DecodeA32()
|
| D | assembler-aarch32.cc | 10266 void Assembler::smlsd( in smlsd() function in vixl::aarch32::Assembler
10288 Delegate(kSmlsd, &Assembler::smlsd, cond, rd, rn, rm, ra); in smlsd()
|
| D | macro-assembler-aarch32.h | 3804 smlsd(cond, rd, rn, rm, ra); in Smlsd()
|
| /external/llvm/test/MC/ARM/ |
| D | basic-thumb2-instructions.s | 2371 smlsd r2, r3, r5, r8
2377 @ CHECK: smlsd r2, r3, r5, r8 @ encoding: [0x43,0xfb,0x05,0x82]
|
| D | basic-arm-instructions.s | 2463 smlsd r2, r3, r5, r8
2468 @ CHECK: smlsd r2, r3, r5, r8 @ encoding: [0x53,0x85,0x02,0xe7]
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | basic-arm-instructions.txt | 1671 # CHECK: smlsd r2, r3, r5, r8
|
| D | thumb2.txt | 1854 # CHECK: smlsd r2, r3, r5, r8
|
| /external/capstone/arch/ARM/ |
| D | ARMMappingInsnOp.inc | 784 { /* ARM_SMLSD, ARM_INS_SMLSD: smlsd${p} $rd, $rn, $rm, $ra */
6010 { /* ARM_t2SMLSD, ARM_INS_SMLSD: smlsd${p} $rd, $rn, $rm, $ra */
|
| /external/capstone/arch/AArch64/ |
| D | ARMMappingInsnOp.inc | 784 { /* ARM_SMLSD, ARM_INS_SMLSD: smlsd${p} $rd, $rn, $rm, $ra */
6010 { /* ARM_t2SMLSD, ARM_INS_SMLSD: smlsd${p} $rd, $rn, $rm, $ra */
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 2885 (ins rGPR:$Rn, rGPR:$Rm, rGPR:$Ra), IIC_iMAC32, "smlsd",
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMInstrThumb2.td | 3090 def t2SMLSD : T2DualHalfMulAdd<0b100, 0b0000, "smlsd", int_arm_smlsd>;
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
| D | ARMGenAsmMatcher.inc | 9903 "awt\005smlsd\006smlsdx\006smlsld\007smlsldx\005smmla\006smmlar\005smmls"
11136 …{ 1213 /* smlsd */, ARM::t2SMLSD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsTh…
11137 …{ 1213 /* smlsd */, ARM::SMLSD, Convert__Reg1_1__Reg1_2__Reg1_3__Reg1_4__CondCode2_0, AMFBS_IsARM_…
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/include/llvm/IR/ |
| D | IntrinsicImpl.inc | 1844 "llvm.arm.smlsd",
11977 1, // llvm.arm.smlsd
|