Home
last modified time | relevance | path

Searched refs:st3h (Results 1 – 15 of 15) sorted by relevance

/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td672 defm ST3H_IMM : sve_mem_est_si<0b01, 0b10, ZZZ_h, "st3h", simm4s3>;
686 def ST3H : sve_mem_est_ss<0b01, 0b10, ZZZ_h, "st3h", GPR64NoXZRshifted16>;
/external/vixl/test/aarch64/
Dtest-disasm-sve-aarch64.cc5050 COMPARE(st3h(z15.VnH(), z16.VnH(), z17.VnH(), p6, SVEMemOperand(x19)), in TEST()
5052 COMPARE(st3h(z15.VnH(), in TEST()
5058 COMPARE(st3h(z15.VnH(), in TEST()
5222 COMPARE(st3h(z30.VnH(), in TEST()
5228 COMPARE(st3h(z30.VnH(), in TEST()
5234 COMPARE(st3h(z30.VnH(), in TEST()
Dtest-trace-aarch64.cc2810 __ st3h(z5.VnH(), z6.VnH(), z7.VnH(), p4, SVEMemOperand(x0, 3, SVE_MUL_VL)); in GenerateTestSequenceSVE() local
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12582 "t3b\004st3d\004st3h\004st3w\003st4\004st4b\004st4d\004st4h\004st4w\005s"
18627 …{ 5301 /* st3h */, AArch64::ST3H_IMM, Convert__SVEVectorList3161_0__SVEPredicate3bAnyReg1_1__Reg1_…
18628 …{ 5301 /* st3h */, AArch64::ST3H, Convert__SVEVectorList3161_0__SVEPredicate3bAnyReg1_1__Reg1_3__G…
18629 …{ 5301 /* st3h */, AArch64::ST3H_IMM, Convert__SVEVectorList3161_0__SVEPredicate3bAnyReg1_1__Reg1_…
26000 …{ 5301 /* st3h */, AArch64::ST3H_IMM, Convert__SVEVectorList3161_0__SVEPredicate3bAnyReg1_1__Reg1_…
26001 …{ 5301 /* st3h */, AArch64::ST3H, Convert__SVEVectorList3161_0__SVEPredicate3bAnyReg1_1__Reg1_3__G…
26002 …{ 5301 /* st3h */, AArch64::ST3H_IMM, Convert__SVEVectorList3161_0__SVEPredicate3bAnyReg1_1__Reg1_…
38607 { 5301 /* st3h */, 2 /* 1 */, MCK_SVEPredicate3bAnyReg, AMFBS_HasSVE },
38608 { 5301 /* st3h */, 1 /* 0 */, MCK_SVEVectorList316, AMFBS_HasSVE },
38609 { 5301 /* st3h */, 2 /* 1 */, MCK_SVEPredicate3bAnyReg, AMFBS_HasSVE },
[all …]
DAArch64GenAsmWriter.inc22731 /* 11903 */ "st3h $\xFF\x01\x24, $\xFF\x02\x07, [$\x03]\0"
DAArch64GenAsmWriter1.inc23452 /* 11881 */ "st3h $\xFF\x01\x24, $\xFF\x02\x07, [$\x03]\0"
/external/vixl/src/aarch64/
Dassembler-aarch64.h5530 void st3h(const ZRegister& zt1,
Dmacro-assembler-aarch64.h5949 st3h(zt1, zt2, zt3, pg, addr); in St3h()
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour2438 0x~~~~~~~~~~~~~~~~ e4d1f005 st3h {z5.h, z6.h, z7.h}, p4, [x0, #3, mul vl]
Dlog-disasm2438 0x~~~~~~~~~~~~~~~~ e4d1f005 st3h {z5.h, z6.h, z7.h}, p4, [x0, #3, mul vl]
Dlog-cpufeatures-custom2437 0x~~~~~~~~~~~~~~~~ e4d1f005 st3h {z5.h, z6.h, z7.h}, p4, [x0, #3, mul vl] ### {SVE} ###
Dlog-cpufeatures2437 0x~~~~~~~~~~~~~~~~ e4d1f005 st3h {z5.h, z6.h, z7.h}, p4, [x0, #3, mul vl] // Needs: SVE
Dlog-cpufeatures-colour2437 0x~~~~~~~~~~~~~~~~ e4d1f005 st3h {z5.h, z6.h, z7.h}, p4, [x0, #3, mul vl] SVE
Dlog-all11117 0x~~~~~~~~~~~~~~~~ e4d1f005 st3h {z5.h, z6.h, z7.h}, p4, [x0, #3, mul vl]
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md11121 void st3h(const ZRegister& zt1,