Home
last modified time | relevance | path

Searched refs:umlalt (Results 1 – 7 of 7) sorted by relevance

/external/vixl/test/aarch64/
Dtest-api-movprfx-aarch64.cc2319 __ umlalt(z11.VnD(), z5.VnS(), z22.VnS()); in TEST() local
2322 __ umlalt(z11.VnD(), z5.VnS(), z2.VnS(), 0); in TEST() local
2325 __ umlalt(z11.VnS(), z5.VnH(), z2.VnH(), 0); in TEST() local
3102 __ umlalt(z11.VnD(), z5.VnS(), z22.VnS()); in TEST() local
3105 __ umlalt(z11.VnD(), z5.VnS(), z2.VnS(), 0); in TEST() local
3108 __ umlalt(z11.VnS(), z5.VnH(), z2.VnH(), 0); in TEST() local
3497 __ umlalt(z11.VnD(), z11.VnS(), z22.VnS()); in TEST() local
3500 __ umlalt(z11.VnD(), z11.VnS(), z2.VnS(), 0); in TEST() local
3503 __ umlalt(z1.VnS(), z5.VnH(), z1.VnH(), 0); in TEST() local
/external/vixl/src/aarch64/
Dmacro-assembler-sve-aarch64.cc1815 V(Umlalt, umlalt, FourRegDestructiveHelper) \
1873 V(Umlalt, umlalt, FourRegOneImmDestructiveHelper) \
Dassembler-aarch64.h6668 void umlalt(const ZRegister& zda,
6674 void umlalt(const ZRegister& zda, const ZRegister& zn, const ZRegister& zm);
Dassembler-sve-aarch64.cc7828 V(umlalt, 0x44a09400) \
9235 void Assembler::umlalt(const ZRegister& zda, in umlalt() function in vixl::aarch64::Assembler
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64SVEInstrInfo.td1295 defm UMLALT_ZZZI : sve2_int_mla_long_by_indexed_elem<0b1011, "umlalt">;
1305 defm UMLALT_ZZZ : sve2_int_mla_long<0b10011, "umlalt">;
/external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc12605 "uminv\005umlal\006umlal2\006umlalb\006umlalt\005umlsl\006umlsl2\006umls"
19485 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEVectorBReg1_1_…
19486 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZ_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEVectorHReg1_1_…
19487 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZ_D, Convert__SVEVectorDReg1_0__Tie0_1_1__SVEVectorSReg1_1_…
19488 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZI_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEVectorHReg1_1…
19489 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZI_D, Convert__SVEVectorDReg1_0__Tie0_1_1__SVEVectorSReg1_1…
26858 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZ_H, Convert__SVEVectorHReg1_0__Tie0_1_1__SVEVectorBReg1_1_…
26859 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZ_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEVectorHReg1_1_…
26860 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZ_D, Convert__SVEVectorDReg1_0__Tie0_1_1__SVEVectorSReg1_1_…
26861 …{ 6431 /* umlalt */, AArch64::UMLALT_ZZZI_S, Convert__SVEVectorSReg1_0__Tie0_1_1__SVEVectorHReg1_1…
[all …]
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md11650 void umlalt(const ZRegister& zda, const ZRegister& zn, const ZRegister& zm)
11657 void umlalt(const ZRegister& zda,