Home
last modified time | relevance | path

Searched defs:N00 (Results 1 – 9 of 9) sorted by relevance

/external/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp1711 SDValue N00 = N0.getOperand(0); in visitADD() local
3408 SDValue N00 = N0->getOperand(0); in MatchBSwapHWordLow() local
3555 SDValue N00 = N0.getOperand(0); in MatchBSwapHWord() local
4375 SDValue N00 = N->getOperand(0).getOperand(0); in distributeTruncateThroughAnd() local
4419 SDValue N00 = N0->getOperand(0); in visitSHL() local
6969 SDValue N00 = N0.getOperand(0); in visitSIGN_EXTEND_INREG() local
7820 SDValue N00 = N0.getOperand(0); in visitFADDForFMACombine() local
7904 SDValue N00 = N0.getOperand(0); in visitFADDForFMACombine() local
8001 SDValue N00 = N0.getOperand(0).getOperand(0); in visitFSUBForFMACombine() local
8013 SDValue N00 = N0.getOperand(0); in visitFSUBForFMACombine() local
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp2222 SDValue N00 = N0.getOperand(0); in visitADDLike() local
5494 SDValue N00 = N0->getOperand(0); in MatchBSwapHWordLow() local
5687 SDValue N00 = N0.getOperand(0); in MatchBSwapHWord() local
7092 SDValue N00 = N0.getOperand(0), N01 = N0.getOperand(1); in visitXOR() local
7104 SDValue N00 = N0.getOperand(0), N01 = N0.getOperand(1); in visitXOR() local
7377 SDValue N00 = N->getOperand(0).getOperand(0); in distributeTruncateThroughAnd() local
7467 SDValue N00 = N0->getOperand(0); in visitSHL() local
9735 SDValue N00 = N0.getOperand(0); in visitSIGN_EXTEND() local
10590 SDValue N00 = N0.getOperand(0); in visitSIGN_EXTEND_INREG() local
10612 SDValue N00 = N0.getOperand(0); in visitSIGN_EXTEND_INREG() local
[all …]
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp2270 SDValue N00 = skipExtensionForVectorMULL(N0->getOperand(0).getNode(), DAG); in LowerMUL() local
7962 SDValue N00 = N0.getOperand(0); in performSRLCombine() local
8063 SDValue N00 = N0->getOperand(0); in performConcatVectorsCombine() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp36489 SDValue N00 = N0.getOperand(0); in combineBitcast() local
36600 SDValue N00 = N0.getOperand(0); in combineBitcast() local
36620 SDValue N00 = N0.getOperand(0); in combineBitcast() local
39357 SDValue N00 = N0.getOperand(0); in combineShiftLeft() local
39427 SDValue N00 = N0.getOperand(0); in combineShiftRightArithmetic() local
39953 SDValue N00 = N0.getOperand(0); in convertIntLogicToFPLogic() local
42269 SDValue N00 = N0.getOperand(0); in detectPMADDUBSW() local
43206 SDValue N00 = N0.getOperand(0); in combineSignExtendInReg() local
43375 SDValue N00 = N0.getOperand(0); in combineToExtendBoolVectorInReg() local
43615 SDValue N00 = N0.getOperand(0); in combineZext() local
[all …]
DX86ISelDAGToDAG.cpp1201 SDValue N00 = N0.getOperand(0); in tryOptimizeRem8Extend() local
/external/llvm/lib/Target/X86/
DX86ISelLowering.cpp26263 SDValue N00 = N0->getOperand(0); in combineBitcast() local
27696 SDValue N00 = N0.getOperand(0); in combineShiftLeft() local
27767 SDValue N00 = N0.getOperand(0); in combineShiftRightAlgebraic() local
27972 SDValue N00 = N0->getOperand(0); in combineANDXORWithAllOnesIntoANDNP() local
28188 SDValue N00 = N0.getOperand(0); in convertIntLogicToFPLogic() local
29975 SDValue N00 = N0.getOperand(0); in combineSignExtendInReg() local
30250 SDValue N00 = N0.getOperand(0); in combineZext() local
30264 SDValue N00 = N0.getOperand(0); in combineZext() local
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp6700 SDValue N00 = SkipExtensionForVMULL(N0->getOperand(0).getNode(), DAG); in LowerMUL() local
9130 SDValue N00 = N0->getOperand(0); in PerformVMULCombine() local
9364 SDValue N00 = N0.getOperand(0); in PerformORCombine() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMISelLowering.cpp8632 SDValue N00 = SkipExtensionForVMULL(N0->getOperand(0).getNode(), DAG); in LowerMUL() local
11140 SDValue N00 = N0.getOperand(0); in AddCombineVUZPToVPADDL() local
11980 SDValue N00 = N0->getOperand(0); in PerformVMULCombine() local
12308 SDValue N00 = N0.getOperand(0); in PerformORCombineToBFI() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp2932 SDValue N00 = skipExtensionForVectorMULL(N0->getOperand(0).getNode(), DAG); in LowerMUL() local
10331 SDValue N00 = N0.getOperand(0); in performSRLCombine() local
10366 SDValue N00 = N0->getOperand(0); in performConcatVectorsCombine() local