| /external/clang/lib/Basic/ |
| D | Targets.cpp | 4613 uint32_t LDREX; member in __anonbe2a10ec0111::ARMTargetInfo
4833 : TargetInfo(Triple), FPMath(FP_Default), IsAAPCS(true), LDREX(0), in ARMTargetInfo()
5015 LDREX = 0; in handleTargetFeatures()
5017 LDREX = LDREX_D | LDREX_W | LDREX_H | LDREX_B ; in handleTargetFeatures()
5019 LDREX = LDREX_W; in handleTargetFeatures()
5023 LDREX = LDREX_W | LDREX_H | LDREX_B ; in handleTargetFeatures()
5025 LDREX = LDREX_D | LDREX_W | LDREX_H | LDREX_B ; in handleTargetFeatures()
5028 LDREX = LDREX_D | LDREX_W | LDREX_H | LDREX_B ; in handleTargetFeatures()
5143 if (LDREX) in getTargetDefines()
5144 Builder.defineMacro("__ARM_FEATURE_LDREX", "0x" + llvm::utohexstr(LDREX)); in getTargetDefines()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMScheduleR52.td | 292 "t2LDR(H|B)(i8|i12|s|pci)", "LDREX", "t2LDREX",
|
| D | ARMScheduleSwift.td | 358 "t2LDR(H|B)(i8|i12|s|pci)", "LDREX", "tLDR[BH](r|i|spi|pci|pciASM)",
|
| D | ARMExpandPseudoInsts.cpp | 1920 return ExpandCMP_SWAP(MBB, MBBI, ARM::LDREX, ARM::STREX, 0, NextMBBI); in ExpandMI()
|
| D | ARMScheduleA57.td | 141 "(t2)?STL", "(t2)?LDREX", "(t2)?STREX", "MEMCPY")>;
|
| D | ARMInstrInfo.td | 5033 def LDREX : AIldrex<0b00, (outs GPR:$Rt), (ins addr_offset_none:$addr),
5143 // FIXME Use InstAlias to generate LDREX/STREX pairs instead.
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMScheduleSwift.td | 342 "t2LDR(H|B)(i8|i12|s|pci)", "LDREX", "tLDR[BH](r|i|spi|pci|pciASM)",
|
| D | ARMExpandPseudoInsts.cpp | 1647 return ExpandCMP_SWAP(MBB, MBBI, ARM::LDREX, ARM::STREX, 0, NextMBBI); in ExpandMI()
|
| D | ARMInstrInfo.td | 4689 def LDREX : AIldrex<0b00, (outs GPR:$Rt), (ins addr_offset_none:$addr),
|
| /external/llvm/docs/ |
| D | Atomics.rst | 447 which take some sort of exclusive lock on a cache line (``LDREX`` and ``STREX``
|
| /external/OpenCSD/decoder/tests/snapshots/TC2/ds5-dumps/ |
| D | etmv3_0x10.txt | 2227 Instruction 2097 S:0xC0042A2C 0xE8531F00 8 LDREX r1,[r3] false
2237 Instruction 2107 S:0xC0042A4E 0xE8531F00 10 LDREX r1,[r3] false
4406 Instruction 4204 S:0xC0043372 0xE8531F00 20 LDREX r1,[r3] false
4416 Instruction 4214 S:0xC0043394 0xE8531F00 10 LDREX r1,[r3] false
4556 Instruction 4351 S:0xC0046A30 0xE8541F00 19 LDREX r1,[r4] false
4567 Instruction 4362 S:0xC0046A30 0xE8541F00 18 LDREX r1,[r4] false
4593 Instruction 4386 S:0xC0046B02 0xE8510F00 5 LDREX r0,[r1] false
6629 Instruction 6327 S:0xC003C084 0xE8524F00 38 LDREX r4,[r2] false
|
| D | etmv3_0x12.txt | 959 Instruction 934 S:0xC0043372 0xE8531F00 20 LDREX r1,[r3] false
969 Instruction 944 S:0xC0043394 0xE8531F00 10 LDREX r1,[r3] false
|
| D | ptmv1_0x13.txt | 1528 Instruction 1456 S:0xC003C084 0xE8524F00 0 LDREX r4,[r2] false
6561 Instruction 6335 S:0xC0044596 0xE8531F00 0 LDREX r1,[r3] false
6571 Instruction 6345 S:0xC00445B8 0xE8531F00 0 LDREX r1,[r3] false
8071 Instruction 7790 S:0xC002EBF2 0xE8521F00 0 LDREX r1,[r2] false
8544 Instruction 8253 S:0xC003D636 0xE8551F00 0 LDREX r1,[r5] false
8754 Instruction 8457 S:0xC002EC46 0xE8521F00 0 LDREX r1,[r2] false
9442 Instruction 9137 S:0xC0042A2C 0xE8531F00 0 LDREX r1,[r3] false
9452 Instruction 9147 S:0xC0042A4E 0xE8531F00 0 LDREX r1,[r3] false
|
| D | etmv3_0x11.txt | 1725 Instruction 1684 S:0xC0044596 0xE8531F00 8 LDREX r1,[r3] false
1735 Instruction 1694 S:0xC00445B8 0xE8531F00 10 LDREX r1,[r3] false
7466 Instruction 7229 S:0xC003ACC2 0xE8531F00 28 LDREX r1,[r3] false
|
| /external/llvm/test/MC/Disassembler/ARM/ |
| D | basic-arm-instructions.txt | 688 # LDREX/LDREXB/LDREXH/LDREXD
|
| D | thumb2.txt | 707 # LDREX/LDREXB/LDREXH/LDREXD
|
| /external/capstone/arch/ARM/ |
| D | ARMGenAsmWriter.inc | 184 19362U, // LDREX
2988 80U, // LDREX
7303 // LDA, LDAB, LDAEX, LDAEXB, LDAEXH, LDAH, LDRBT_POST, LDREX, LDREXB, LDR...
|
| D | ARMGenInstrInfo.inc | 3375 …UnmodeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo53,0,nullptr }, // Inst #167 = LDREX
|
| D | ARMGenDisassemblerTables.inc | 334 /* 1275 */ MCD_OPC_Decode, 167, 1, 22, // Opcode: LDREX
|
| /external/llvm/test/MC/ARM/ |
| D | basic-thumb2-instructions.s | 1051 @ LDREX/LDREXB/LDREXH/LDREXD
|
| D | basic-arm-instructions.s | 1191 @ LDREX/LDREXB/LDREXH/LDREXD
|
| /external/swiftshader/third_party/llvm-10.0/configs/common/lib/Target/ARM/ |
| D | ARMGenAsmWriter.inc | 1426 3175435U, // LDREX
5650 128U, // LDREX
|
| D | ARMGenMCCodeEmitter.inc | 734 UINT64_C(26218399), // LDREX
13328 case ARM::LDREX:
17409 CEFBS_IsARM, // LDREX = 721
|
| D | ARMGenInstrInfo.inc | 736 LDREX = 721,
6567 …odeledSideEffects), 0x580ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr }, // Inst #721 = LDREX
|
| D | ARMGenAsmMatcher.inc | 10675 …{ 564 /* ldrex */, ARM::LDREX, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, AMFBS_IsARM, { MCK_Co…
|