/external/llvm/lib/Target/Hexagon/ |
D | HexagonInstrInfo.td | 119 class T_ALU32_3op<string mnemonic, bits<3> MajOp, bits<3> MinOp, bit OpsRev, 135 let Inst{23-21} = MinOp; 142 class T_ALU32_3op_pred<string mnemonic, bits<3> MajOp, bits<3> MinOp, 162 let Inst{23-21} = MinOp; 171 class T_ALU32_combineh<string Op1, string Op2, bits<3> MajOp, bits<3> MinOp, 173 : T_ALU32_3op<"", MajOp, MinOp, OpsRev, 0> { 183 bits<3> MinOp, bit OpsRev, bit IsComm> 184 : T_ALU32_3op<"", MajOp, MinOp, OpsRev, IsComm> { 206 multiclass T_ALU32_3op_p<string mnemonic, bits<3> MajOp, bits<3> MinOp, 208 def t : T_ALU32_3op_pred<mnemonic, MajOp, MinOp, OpsRev, 0, 0>; [all …]
|
D | HexagonInstrInfoV5.td | 151 class T_MInstFloat <string mnemonic, bits<3> MajOp, bits<3> MinOp> 168 let Inst{7-5} = MinOp; 239 class T_fcmp <string mnemonic, RegisterClass RC, bits<3> MinOp, 254 let Inst{7-5} = MinOp; 258 class T_fcmp64 <string mnemonic, PatFrag OpNode, bits<3> MinOp> 259 : T_fcmp <mnemonic, DoubleRegs, MinOp, 265 class T_fcmp32 <string mnemonic, PatFrag OpNode, bits<3> MinOp> 266 : T_fcmp <mnemonic, IntRegs, MinOp, 529 class F2_RDD_RSS_CONVERT<string mnemonic, bits<3> MinOp, 543 let Inst{7-5} = MinOp; [all …]
|
D | HexagonInstrInfoV3.td | 100 class T_ALU64_addsp_hl<string suffix, bits<3> MinOp> 101 : T_ALU64_rr<"add", suffix, 0b0011, 0b011, MinOp, 0, 0, "">;
|
D | HexagonInstrInfoVector.td | 53 class vshift_v4i16<SDNode Op, string Str, bits<3>MajOp, bits<3>MinOp> 54 : S_2OpInstImm<Str, MajOp, MinOp, u4Imm, 61 class vshift_v2i32<SDNode Op, string Str, bits<3>MajOp, bits<3>MinOp> 62 : S_2OpInstImm<Str, MajOp, MinOp, u5Imm,
|
/external/tensorflow/tensorflow/compiler/tf2xla/kernels/ |
D | reduction_ops.cc | 66 class MinOp : public XlaReductionOp { class 68 explicit MinOp(OpKernelConstruction* ctx) in MinOp() function in tensorflow::__anon4d8315190111::MinOp 82 MinOp);
|
/external/tensorflow/tensorflow/lite/kernels/internal/optimized/ |
D | reduce.h | 292 struct MinOp { struct 509 init_value = MinOp<T>::kNeutralElement; in ReduceDispatcher() 538 return Reduce<T, T, MinOp<T>, MinOp<T>>( in ReduceDispatcher() 540 output_data, MinOp<T>(), MinOp<T>()); in ReduceDispatcher()
|
/external/tensorflow/tensorflow/compiler/xla/mlir_hlo/include/mlir-hlo/Dialect/lhlo/transforms/ |
D | map_hlo_to_lhlo_op.h | 77 MAP_HLO_TO_LHLO(MinOp);
|
D | map_lhlo_to_hlo_op.h | 75 MAP_LHLO_TO_HLO(MinOp);
|
/external/tensorflow/tensorflow/compiler/xla/mlir_hlo/include/mlir-hlo/Dialect/mhlo/transforms/ |
D | map_chlo_to_hlo_op.h | 65 POPULATE_BCAST(BroadcastMinOp, mhlo::MinOp); in populateForBroadcastingBinaryOp()
|
/external/tensorflow/tensorflow/dtensor/mlir/expansions/ |
D | reduce_spmd_expander.cc | 150 ExtractDims<mlir::TF::MinOp>(op, &reduced_dims, &keep_dims, &matched)); in ExtractReductionParameters() 229 } else if (mlir::isa<mlir::TF::MinOp>(op)) { in ExpandOp()
|
/external/tensorflow/tensorflow/core/kernels/ |
D | segment_reduction_ops_impl_3.cc | 43 functor::MinOp<type>); \
|
D | segment_reduction_ops_impl_4.cc | 43 functor::MinOp<type>); \
|
/external/tensorflow/tensorflow/c/eager/ |
D | c_api_test_util.h | 126 TFE_Op* MinOp(TFE_Context* ctx, TFE_TensorHandle* input,
|
D | c_api_test_util.cc | 320 TFE_Op* MinOp(TFE_Context* ctx, TFE_TensorHandle* input, in MinOp() function
|
/external/tensorflow/tensorflow/compiler/xla/mlir_hlo/lib/Dialect/mhlo/transforms/ |
D | legalize_shape_computations.cc | 220 MhloElementwiseConverter<mhlo::MinOp>, in populateShapeComputationPatterns()
|
D | hlo_legalize_to_lhlo.cc | 543 HloToLhloOpConverter<mhlo::MinOp>, in populateHloToLhloConversionPattern()
|
/external/tensorflow/tensorflow/compiler/mlir/xla/transforms/ |
D | legalize_tf_collective.cc | 149 BuildReduceBody<MinOp>(element_type, &all_reduce.computation(), &builder); in ConvertAllReduce()
|
/external/tensorflow/tensorflow/compiler/mlir/xla/ |
D | hlo_utils.cc | 296 } else if (isa<mlir::mhlo::MinOp, mlir::lmhlo::MinOp>(op)) { in MhloToHloOpcode()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonPseudo.td | 42 class REG_IMMED<string RegHalf, bit Rs, bits<3> MajOp, bit MinOp, 53 let Inst{21} = MinOp;
|
/external/tensorflow/tensorflow/compiler/mlir/tfrt/jit/ |
D | tf_cpurt_clustering.cc | 368 mlir::TF::MinOp, // in IsSupported()
|
/external/tensorflow/tensorflow/compiler/mlir/tensorflow/transforms/ |
D | legalize_hlo.cc | 1852 LogicalResult rewriteNonMatchInitValue<TF::MinOp, void>( in rewriteNonMatchInitValue() 1980 : public ConvertReduceOpToTfOp<mhlo::MinOp, TF::MinOp> { 2210 : public ConvertReduceOpToTfArgMinMax<TF::MinOp, TF::ArgMinOp> { 3241 ConvertScatterOp<mhlo::MinOp, TF::TensorScatterMinOp>;
|
/external/tensorflow/tensorflow/compiler/mlir/tfrt/jit/transforms/ |
D | tf_jitrt_clustering.cc | 381 mlir::TF::MinOp, // in IsSupported()
|
/external/tensorflow/tensorflow/dtensor/mlir/ |
D | spmd_expanders.cc | 208 REGISTER_SPMD(Min, TF::MinOp, ReduceSPMDExpander);
|
/external/tensorflow/tensorflow/compiler/xla/mlir_hlo/lib/Dialect/lhlo/transforms/ |
D | lhlo_legalize_to_affine.cc | 636 BinaryOpConverter<lmhlo::MinOp>, in populateLHLOToAffineConversionPattern()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCInstrInfo.cpp | 3417 unsigned MinOp = std::min(Op1, Op2); in swapMIOperands() local 3418 MachineOperand MOp1 = MI.getOperand(MinOp); in swapMIOperands() 3425 if (MaxOp - MinOp == 1 && MI.getNumOperands() == MinOp) { in swapMIOperands() 3433 for (unsigned i = MI.getNumOperands() - 1; i >= MinOp; i--) { in swapMIOperands()
|