Searched refs:v_mul_u32_u24 (Results 1 – 8 of 8) sorted by relevance
/external/llvm/test/CodeGen/AMDGPU/ |
D | mul_uint24.ll | 8 ; SI: v_mul_u32_u24 57 ; SI-DAG: v_mul_u32_u24
|
/external/llvm/test/MC/AMDGPU/ |
D | vop2.s | 158 v_mul_u32_u24 v1, v2, v3 label
|
D | vop_dpp.s | 374 v_mul_u32_u24 v1, v2, v3 row_shl:1 row_mask:0xa bank_mask:0x1 bound_ctrl:0 label
|
D | vop_sdwa.s | 381 v_mul_u32_u24 v1, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1 src1_sel:BYTE_2 label
|
/external/mesa3d/src/amd/compiler/ |
D | aco_lower_to_hw_instr.cpp | 98 return aco_opcode::v_mul_u32_u24; in get_reduce_opcode() 1023 bld.vop2_sdwa(aco_opcode::v_mul_u32_u24, dst, in copy_constant() 1100 bld.vop2(aco_opcode::v_mul_u32_u24, dst, Operand((1 << bits) + 1u), op); in do_copy()
|
D | aco_instruction_selection.cpp | 1730 emit_vop2_instruction(ctx, instr, aco_opcode::v_mul_u32_u24, dst, true); in visit_alu_instr()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | VOP2Instructions.td | 472 defm V_MUL_U32_U24 : VOP2Inst <"v_mul_u32_u24", VOP_I32_I32_I32, AMDGPUmul_u24>;
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIInstructions.td | 1514 defm V_MUL_U32_U24 : VOP2Inst <vop2<0xb, 0x8>, "v_mul_u32_u24",
|