• Home
  • Raw
  • Download

Lines Matching full:cortex

125 // Some targets (e.g. Cortex-A9) prefer VMOVSR to VMOVDRR even when using NEON
135 // Some targets (e.g. Cortex-A9) have muxed AGU and NEON/FPU.
148 // Some targets (e.g. Cortex-A15) never want VMOVS to be widened to VMOVD.
161 // Some targets (e.g. Cortex-A9) want to convert VMOVRS, VMOVSR and VMOVS from
190 // Cortex-A8 / A9 Advanced SIMD has multiplier accumulator forwarding.
200 /// out-of-order implementation, e.g. Cortex-A9, unless each individual bit is
315 "Cortex-A5 ARM processors", []>;
317 "Cortex-A7 ARM processors", []>;
319 "Cortex-A8 ARM processors", []>;
321 "Cortex-A9 ARM processors", []>;
323 "Cortex-A12 ARM processors", []>;
325 "Cortex-A15 ARM processors", []>;
327 "Cortex-A17 ARM processors", []>;
329 "Cortex-A32 ARM processors", []>;
331 "Cortex-A35 ARM processors", []>;
333 "Cortex-A53 ARM processors", []>;
335 "Cortex-A57 ARM processors", []>;
337 "Cortex-A72 ARM processors", []>;
339 "Cortex-A73 ARM processors", []>;
350 "Cortex-R4 ARM processors", []>;
352 "Cortex-R5 ARM processors", []>;
354 "Cortex-R7 ARM processors", []>;
357 "Cortex-M3 ARM processors", []>;
546 def : Processor<"cortex-m0", ARMV6Itineraries, [ARMv6m]>;
547 def : Processor<"cortex-m0plus", ARMV6Itineraries, [ARMv6m]>;
548 def : Processor<"cortex-m1", ARMV6Itineraries, [ARMv6m]>;
567 def : ProcessorModel<"cortex-a5", CortexA8Model, [ARMv7a, ProcA5,
577 def : ProcessorModel<"cortex-a7", CortexA8Model, [ARMv7a, ProcA7,
591 def : ProcessorModel<"cortex-a8", CortexA8Model, [ARMv7a, ProcA8,
601 def : ProcessorModel<"cortex-a9", CortexA9Model, [ARMv7a, ProcA9,
617 def : ProcessorModel<"cortex-a12", CortexA9Model, [ARMv7a, ProcA12,
630 def : ProcessorModel<"cortex-a15", CortexA9Model, [ARMv7a, ProcA15,
645 def : ProcessorModel<"cortex-a17", CortexA9Model, [ARMv7a, ProcA17,
692 def : ProcessorModel<"cortex-r4", CortexA8Model, [ARMv7r, ProcR4,
698 def : ProcessorModel<"cortex-r4f", CortexA8Model, [ARMv7r, ProcR4,
708 def : ProcessorModel<"cortex-r5", CortexA8Model, [ARMv7r, ProcR5,
719 def : ProcessorModel<"cortex-r7", CortexA8Model, [ARMv7r, ProcR7,
731 def : ProcessorModel<"cortex-r8", CortexA8Model, [ARMv7r,
743 def : ProcNoItin<"cortex-m3", [ARMv7m, ProcM3]>;
746 def : ProcNoItin<"cortex-m4", [ARMv7em,
751 def : ProcNoItin<"cortex-m7", [ARMv7em,
755 def : ProcNoItin<"cortex-a32", [ARMv8a,
762 def : ProcNoItin<"cortex-a35", [ARMv8a, ProcA35,
769 def : ProcNoItin<"cortex-a53", [ARMv8a, ProcA53,
776 def : ProcNoItin<"cortex-a57", [ARMv8a, ProcA57,
783 def : ProcNoItin<"cortex-a72", [ARMv8a, ProcA72,
790 def : ProcNoItin<"cortex-a73", [ARMv8a, ProcA73,