Home
last modified time | relevance | path

Searched defs:ToReg (Results 1 – 25 of 25) sorted by relevance

/external/llvm/lib/Target/WebAssembly/
DWebAssemblyStoreResults.cpp79 unsigned FromReg, unsigned ToReg, in ReplaceDominatedUses()
146 unsigned ToReg = MI.getOperand(0).getReg(); in optimizeStore() local
173 unsigned ToReg = MI.getOperand(0).getReg(); in optimizeCall() local
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/WebAssembly/
DWebAssemblyMemIntrinsicResults.cpp85 unsigned FromReg, unsigned ToReg, in replaceDominatedUses()
169 Register ToReg = MI.getOperand(0).getReg(); in optimizeCall() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/
DWebAssemblyMemIntrinsicResults.cpp85 unsigned FromReg, unsigned ToReg, in replaceDominatedUses()
170 Register ToReg = MI.getOperand(0).getReg(); in optimizeCall() local
/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/
DTwoAddressInstructionPass.cpp225 bool TwoAddressInstructionPass::isRevCopyChain(Register FromReg, Register ToReg, in isRevCopyChain()
455 Register ToReg = SI.second; in removeMapRegEntry() local
749 unsigned ToReg = VirtRegPairs.back(); in scanUses() local
DMachineRegisterInfo.cpp380 void MachineRegisterInfo::replaceRegWith(Register FromReg, Register ToReg) { in replaceRegWith()
DSplitKit.cpp517 SlotIndex SplitEditor::buildSingleSubRegCopy(Register FromReg, Register ToReg, in buildSingleSubRegCopy()
536 SlotIndex SplitEditor::buildCopy(Register FromReg, Register ToReg, in buildCopy()
DModuloSchedule.cpp340 static void replaceRegUsesAfterLoop(unsigned FromReg, unsigned ToReg, in replaceRegUsesAfterLoop()
DMachineInstr.cpp1217 void MachineInstr::substituteRegister(Register FromReg, Register ToReg, in substituteRegister()
/external/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp315 void MachineRegisterInfo::replaceRegWith(unsigned FromReg, unsigned ToReg) { in replaceRegWith()
DTwoAddressInstructionPass.cpp336 bool TwoAddressInstructionPass::isRevCopyChain(unsigned FromReg, unsigned ToReg, in isRevCopyChain()
761 unsigned ToReg = VirtRegPairs.back(); in scanUses() local
DMachineInstr.cpp1489 unsigned ToReg, in substituteRegister()
DMachinePipeliner.cpp2440 static void replaceRegUsesAfterLoop(unsigned FromReg, unsigned ToReg, in replaceRegUsesAfterLoop()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DTwoAddressInstructionPass.cpp364 bool TwoAddressInstructionPass::isRevCopyChain(unsigned FromReg, unsigned ToReg, in isRevCopyChain()
801 unsigned ToReg = VirtRegPairs.back(); in scanUses() local
DMachineRegisterInfo.cpp380 void MachineRegisterInfo::replaceRegWith(unsigned FromReg, unsigned ToReg) { in replaceRegWith()
DSplitKit.cpp512 SlotIndex SplitEditor::buildSingleSubRegCopy(unsigned FromReg, unsigned ToReg, in buildSingleSubRegCopy()
538 SlotIndex SplitEditor::buildCopy(unsigned FromReg, unsigned ToReg, in buildCopy()
DMachineInstr.cpp1139 void MachineInstr::substituteRegister(Register FromReg, Register ToReg, in substituteRegister()
DModuloSchedule.cpp334 static void replaceRegUsesAfterLoop(unsigned FromReg, unsigned ToReg, in replaceRegUsesAfterLoop()
/external/llvm/include/llvm/MC/
DMCRegisterInfo.h143 unsigned ToReg; member
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/MC/
DMCRegisterInfo.h143 unsigned ToReg; member
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/MC/
DMCRegisterInfo.h136 unsigned ToReg; member
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonConstPropagation.cpp3123 unsigned ToReg) { in replaceAllRegUsesWith()
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/
DHexagonConstPropagation.cpp3127 Register ToReg) { in replaceAllRegUsesWith()
DHexagonISelLowering.cpp2799 SDValue ToReg = getInstr(Hexagon::C2_tfrpr, dl, MVT::i32, {VecV}, DAG); in insertVectorPred() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp4639 SDValue ToReg = DAG.getCopyToReg(Chain, SL, SGPR01, in lowerTRAP() local
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/
DSIISelLowering.cpp5494 SDValue ToReg = DAG.getCopyToReg(Chain, SL, SGPR01, in lowerTrapHsaQueuePtr() local