Home
last modified time | relevance | path

Searched refs:x86_64 (Results 1 – 25 of 61) sorted by relevance

123

/art/compiler/utils/x86_64/
Dassembler_x86_64_test.cc114 x86_64::Immediate imm(value); in TEST()
119 x86_64::Immediate imm2(value); in TEST()
126 bool operator()(const x86_64::CpuRegister& a, const x86_64::CpuRegister& b) const { in operator ()()
135 class AssemblerX86_64Test : public AssemblerTest<x86_64::X86_64Assembler,
136 x86_64::Address,
137 x86_64::CpuRegister,
138 x86_64::XmmRegister,
139 x86_64::Immediate> {
141 using Base = AssemblerTest<x86_64::X86_64Assembler,
142 x86_64::Address,
[all …]
Dmanaged_register_x86_64.h25 namespace x86_64 {
204 constexpr x86_64::X86_64ManagedRegister ManagedRegister::AsX86_64() const { in AsX86_64()
205 x86_64::X86_64ManagedRegister reg(id_); in AsX86_64()
/art/runtime/arch/x86_64/
Dcallee_save_frame_x86_64.h30 namespace x86_64 {
33 (1 << art::x86_64::kNumberOfCpuRegisters); // Fake return address callee save.
35 (1 << art::x86_64::RBX) | (1 << art::x86_64::RBP) | (1 << art::x86_64::R12) |
36 (1 << art::x86_64::R13) | (1 << art::x86_64::R14) | (1 << art::x86_64::R15);
38 (1 << art::x86_64::RSI) | (1 << art::x86_64::RDX) | (1 << art::x86_64::RCX) |
39 (1 << art::x86_64::R8) | (1 << art::x86_64::R9);
41 (1 << art::x86_64::RAX) | (1 << art::x86_64::RCX) | (1 << art::x86_64::RDX) |
42 (1 << art::x86_64::RSI) | (1 << art::x86_64::RDI) | (1 << art::x86_64::R8) |
43 (1 << art::x86_64::R9) | (1 << art::x86_64::R10) | (1 << art::x86_64::R11);
46 (1 << art::x86_64::XMM0) | (1 << art::x86_64::XMM1) | (1 << art::x86_64::XMM2) |
[all …]
Dregisters_x86_64.cc22 namespace x86_64 { namespace
Dregisters_x86_64.h25 namespace x86_64 {
/art/runtime/arch/x86/
Dinstruction_set_features_x86.cc103 X86FeaturesUniquePtr X86InstructionSetFeatures::Create(bool x86_64, in Create() argument
110 if (x86_64) { in Create()
129 bool x86_64) { in FromVariant() argument
131 kRuntimeISA == (x86_64 ? InstructionSet::kX86_64 : InstructionSet::kX86); in FromVariant()
133 return FromCppDefines(x86_64); in FromVariant()
165 return Create(x86_64, has_SSSE3, has_SSE4_1, has_SSE4_2, has_AVX, has_AVX2, has_POPCNT); in FromVariant()
168 X86FeaturesUniquePtr X86InstructionSetFeatures::FromBitmap(uint32_t bitmap, bool x86_64) { in FromBitmap() argument
175 return Create(x86_64, has_SSSE3, has_SSE4_1, has_SSE4_2, has_AVX, has_AVX2, has_POPCNT); in FromBitmap()
178 X86FeaturesUniquePtr X86InstructionSetFeatures::FromCppDefines(bool x86_64) { in FromCppDefines() argument
215 return Create(x86_64, has_SSSE3, has_SSE4_1, has_SSE4_2, has_AVX, has_AVX2, has_POPCNT); in FromCppDefines()
[all …]
Dinstruction_set_features_x86.h54 bool x86_64 = false);
57 static X86FeaturesUniquePtr FromBitmap(uint32_t bitmap, bool x86_64 = false);
60 static X86FeaturesUniquePtr FromCppDefines(bool x86_64 = false);
63 static X86FeaturesUniquePtr FromCpuInfo(bool x86_64 = false);
67 static X86FeaturesUniquePtr FromHwcap(bool x86_64 = false);
71 static X86FeaturesUniquePtr FromAssembly(bool x86_64 = false);
74 static X86FeaturesUniquePtr FromCpuFeatures(bool x86_64 = false);
108 bool x86_64,
126 static X86FeaturesUniquePtr Create(bool x86_64,
Dfault_handler_x86.cc94 const bool x86_64 = true; in GetInstructionSize() local
96 const bool x86_64 = false; in GetInstructionSize()
143 if (x86_64 && opcode >= 0x40 && opcode <= 0x4f) { in GetInstructionSize()
/art/tools/luci/config/generated/
Dluci-scheduler.cfg148 id: "host-x86_64-cms"
154 builder: "host-x86_64-cms"
158 id: "host-x86_64-debug"
164 builder: "host-x86_64-debug"
168 id: "host-x86_64-ndebug"
174 builder: "host-x86_64-ndebug"
178 id: "host-x86_64-non-gen-cc"
184 builder: "host-x86_64-non-gen-cc"
188 id: "host-x86_64-poison-debug"
194 builder: "host-x86_64-poison-debug"
[all …]
Dluci-milo.cfg99 name: "buildbucket/luci.art.ci/host-x86_64-cms"
104 name: "buildbucket/luci.art.ci/host-x86_64-debug"
109 name: "buildbucket/luci.art.ci/host-x86_64-non-gen-cc"
114 name: "buildbucket/luci.art.ci/host-x86_64-ndebug"
119 name: "buildbucket/luci.art.ci/host-x86_64-poison-debug"
Dluci-notify.cfg199 name: "host-x86_64-cms"
212 name: "host-x86_64-debug"
225 name: "host-x86_64-ndebug"
238 name: "host-x86_64-non-gen-cc"
251 name: "host-x86_64-poison-debug"
/art/build/
DAndroid.common.mk20 ART_TARGET_SUPPORTED_ARCH := arm arm64 riscv64 x86 x86_64
21 ART_HOST_SUPPORTED_ARCH := x86 x86_64
26 ART_HOST_SUPPORTED_ARCH := x86 x86_64
90 ART_HOST_ARCH := x86_64
DAndroid.bp156 x86_64: {
211 // The build assumes that all our x86/x86_64 hosts (such as buildbots and developer
216 // does not pick up these flags, cross-compiling from a x86/x86_64 host to a
217 // x86/x86_64 target should not be affected.
245 x86_64: {
282 x86_64: {
/art/compiler/utils/
Dlabel.h42 namespace x86_64 {
120 friend class x86_64::X86_64Assembler;
121 friend class x86_64::NearLabel;
Dmanaged_register.h43 namespace x86_64 {
60 constexpr x86_64::X86_64ManagedRegister AsX86_64() const;
/art/tools/compiler-explorer/config/
Dandroid-kotlin.local.properties20 compiler.android-kotlin-dex2oat-local.exe={{compilersDir}}/dex2oat-local/x86_64/bin/dex2oat64
21 compiler.android-kotlin-dex2oat-local.objdumper={{compilersDir}}/dex2oat-local/x86_64/bin/oatdump
24 compiler.android-kotlin-dex2oat-local.profmanPath={{compilersDir}}/dex2oat-local/x86_64/bin/profman
Dandroid-java.local.properties20 compiler.android-java-dex2oat-local.exe={{compilersDir}}/dex2oat-local/x86_64/bin/dex2oat64
21 compiler.android-java-dex2oat-local.objdumper={{compilersDir}}/dex2oat-local/x86_64/bin/oatdump
24 compiler.android-java-dex2oat-local.profmanPath={{compilersDir}}/dex2oat-local/x86_64/bin/profman
/art/test/609-checker-x86-bounds-check/
Dinfo.txt1 Checker test that we combine ArrayLength and BoundsCheck on x86/x86_64.
/art/compiler/trampolines/
Dtrampoline_compiler.cc180 namespace x86_64 { namespace
183 x86_64::X86_64Assembler assembler(allocator); in CreateTrampoline()
186 __ gs()->jmp(x86_64::Address::Absolute(offset, true)); in CreateTrampoline()
216 return x86_64::CreateTrampoline(&allocator, offset); in CreateTrampoline64()
/art/test/593-checker-long-2-float-regression/
Dinfo.txt1 Regression test for x86_64's code generator, which had a bug in
/art/compiler/optimizing/
Dinstruction_simplifier_x86_64.h27 namespace x86_64 {
/art/runtime/arch/
Dcontext-inl.h39 #define RUNTIME_CONTEXT_TYPE x86_64::X86_64Context
Darch_test.cc95 namespace x86_64 { namespace
131 TEST_ARCH(X86_64, x86_64)
/art/compiler/
DAndroid.bp262 x86_64: {
264 "jni/quick/x86_64/calling_convention_x86_64.cc",
269 "utils/x86_64/assembler_x86_64.cc",
270 "utils/x86_64/jni_macro_assembler_x86_64.cc",
271 "utils/x86_64/managed_register_x86_64.cc",
525 x86_64: {
528 // "utils/x86_64/managed_register_x86_64_test.cc",
586 "utils/x86_64/assembler_x86_64_test.cc",
605 x86_64: {
607 "utils/x86_64/assembler_x86_64_test.cc",
/art/test/573-checker-checkcast-regression/
Dinfo.txt3 art::x86_64::NearLabel, the range of which was sometimes too short

123