Searched refs:phPalEse_e_ChipRst (Results 1 – 11 of 11) sorted by relevance
| /hardware/nxp/secure_element/pn8x/libese-spi/p73/spm/ |
| D | phNxpEse_Spm.cpp | 99 ret = phPalEse_ioctl(phPalEse_e_ChipRst, pEseDeviceHandle, arg); in phNxpEse_SPM_ConfigPwr()
195 ret = phPalEse_ioctl(phPalEse_e_ChipRst, pEseDeviceHandle, 0); in phNxpEse_SPM_EnablePwr()
234 ret = phPalEse_ioctl(phPalEse_e_ChipRst, pEseDeviceHandle, 1); in phNxpEse_SPM_DisablePwr()
|
| /hardware/nxp/nfc/pn8x/halimpl/tml/ |
| D | spi_spm.h | 34 phPalEse_e_ChipRst, /*!< eSE Chip reset using ISO RST pin*/ enumerator
|
| D | spi_spm.cc | 52 case phPalEse_e_ChipRst: in phPalEse_spi_ioctl()
|
| /hardware/nxp/secure_element/snxxx/libese-spi/p73/spm/ |
| D | phNxpEse_Spm.cpp | 105 ret = phPalEse_ioctl(phPalEse_e_ChipRst, pEseDeviceHandle, arg); in phNxpEse_SPM_ConfigPwr()
342 ret = phPalEse_ioctl(phPalEse_e_ChipRst, pEseDeviceHandle, 5); in phNxpEse_SPM_RelAccess()
|
| /hardware/nxp/secure_element/pn8x/libese-spi/p73/pal/ |
| D | phNxpEsePal.h | 51 phPalEse_e_ChipRst, /*!< eSE Chip reset using ISO RST pin*/ enumerator
|
| /hardware/nxp/secure_element/snxxx/libese-spi/p73/pal/ |
| D | phNxpEsePal.h | 51 phPalEse_e_ChipRst, /*!< eSE Chip reset using ISO RST pin*/ enumerator
|
| /hardware/nxp/secure_element/pn8x/libese-spi/p73/pal/spi/ |
| D | phNxpEsePal_spi.cpp | 310 case phPalEse_e_ChipRst: in phPalEse_spi_ioctl()
|
| /hardware/nxp/secure_element/snxxx/libese-spi/p73/pal/spi/ |
| D | EseSpiTransport.cpp | 396 case phPalEse_e_ChipRst: in Ioctl()
|
| /hardware/nxp/secure_element/pn8x/libese-spi/p73/lib/ |
| D | phNxpEse_Api.cpp | 781 status = phPalEse_ioctl(phPalEse_e_ChipRst, nxpese_ctxt.pDevHandle, 6); in phNxpEse_chipReset()
|
| /hardware/nxp/secure_element/snxxx/libese-spi/p73/lib/ |
| D | phNxpEse_Api.cpp | 789 status = phPalEse_ioctl(phPalEse_e_ChipRst, nxpese_ctxt.pDevHandle, 6); in phNxpEse_chipReset()
|
| /hardware/nxp/nfc/pn8x/halimpl/hal/ |
| D | phNxpNciHal.cc | 2652 ret = phPalEse_spi_ioctl(phPalEse_e_ChipRst, in phNxpNciHal_ioctl()
|