8g(9gl ',Qualcomm Technologies, Inc. SM8450 QRD2qcom,sm8450-qrdqcom,sm8450chosen=serial0:115200n8clocksxo-board 2fixed-clockIVfsleep-clk 2fixed-clockIV}f,cpus cpu@0ncpu 2qcom,kryo780z~pscipscifl2-cache2cachefl3-cache2cachefcpu@100ncpu 2qcom,kryo780z~pscipscifl2-cache2cachefcpu@200ncpu 2qcom,kryo780z~psci pscifl2-cache2cachefcpu@300ncpu 2qcom,kryo780z~psci  pscifl2-cache2cachef cpu@400ncpu 2qcom,kryo780z~psci  pscifl2-cache2cachef cpu@500ncpu 2qcom,kryo780z~pscipscifl2-cache2cachefcpu@600ncpu 2qcom,kryo780z~pscipscifl2-cache2cachefcpu@700ncpu 2qcom,kryo780z~pscipscifl2-cache2cachefcpu-mapcluster0core0core1core2core3core4core5core6core7idle-statespscicpu-sleep-0-02arm,idle-statesilver-rail-power-collapse@ '7Hf cpu-sleep-1-02arm,idle-stategold-rail-power-collapse@X'7Hf!domain-idle-statescluster-sleep-02domain-idle-statecluster-l3-offAD' 7Hf"cluster-sleep-12domain-idle-statecluster-power-collapseAD ' 76Hf#firmwarescm2qcom,scm-sm8450qcom,scmYgfinterconnect-02qcom,sm8450-clk-virttf0interconnect-12qcom,sm8450-mc-virttfmemory@a0000000nmemoryzpmu2arm,armv8-pmuv3 psci 2arm,psci-1.0smccpu0 fcpu1 fcpu2 f cpu3 f cpu4!f cpu5!fcpu6!fcpu7!fcpu-cluster0"#fopp-table-qup2operating-points-v2fNopp-50000000$opp-75000000xh%opp-100000000&reserved-memory fmemory@80000000z`fmemory@80600000z`fmemory@80640000zdfmemory@807c0000z|fmemory@80800000zfmemory@80860000 2qcom,cmd-dbzfmemory@80880000zfmemory@808a0000zfmemory@808e0000z@fmemory@808e4000z@fmemory@80900000 2qcom,smemz 'fmemory@80b00000zfmemory@80c00000z`fmemory@85700000zppfmemory@85e00000zfmemory@88000000zfmemory@89900000zfmemory@8b900000zfmemory@8b910000zfmemory@8b91a000z fmemory@8ba00000zfmemory@8bb80000zfmemory@8bbe0000zfmemory@8bc00000z fmemory@9ee00000zpfmemory@9f500000zPfmemory@9fd000002qcom,rmtfs-memz(fmemory@a6e00000zfmemory@a6f00000zfmemory@bb000000zfmemory@c0000000z fmemory@e0000000z`fmemory@e0600000z`@fmemory@e0a00000zfmemory@e0b00000z0fmemory@e55f3000z_0fmemory@e55fc000z_@fmemory@e5600000z`fmemory@e8800000zfmemory@e8900000z fmemory@e9b00000zPfmemory@ea000000zfmemory@ed900000zfsmp2p-adsp 2qcom,smp2p( ,(3Bmaster-kernelRmaster-kernelbfslave-kernel Rslave-kernelyfsmp2p-cdsp 2qcom,smp2p^( ,(3Bmaster-kernelRmaster-kernelbfslave-kernel Rslave-kernelyfsmp2p-modem 2qcom,smp2p( ,(3Bmaster-kernelRmaster-kernelbfslave-kernel Rslave-kernelyfipa-ap-to-modemRipabfipa-modem-to-apRipayfsmp2p-slpi 2qcom,smp2p( ,(3Bmaster-kernelRmaster-kernelbfslave-kernel Rslave-kernelyfsoc@0  2simple-busfclock-controller@1000002qcom,gcc-sm8450zBIg)*+,2bi_tcxopcie_0_pipe_clkpcie_1_pipe_clksleep_clkf.dma-controller@8000002qcom,sm8450-gpi-dmazLMNOPQRSTUVW ~ - disabledf3geniqup@8c00002qcom,geni-se-qupz  m-ahbs-ahb.. - okayfi2c@8800002qcom,geni-i2cz@se.xdefault/ u HY0012  qup-corequp-configqup-memory 33$txrx disabledfspi@8800002qcom,geni-spiz@se.x udefault45.0Y0012  qup-corequp-config 33$txrx  disabledfi2c@8840002qcom,geni-i2cz@@se.zdefault6 G HY0012  qup-corequp-configqup-memory 33$txrx disabledfspi@8840002qcom,geni-spiz@@se.z Gdefault78.0Y0012  qup-corequp-config 33$txrx  disabledfi2c@8880002qcom,geni-i2cz@se.|default9 H HY0012  qup-corequp-configqup-memory 33$txrx disabledfspi@8880002qcom,geni-spiz@se.| Hdefault:;.0Y0012  qup-corequp-config 33$txrx  disabledfi2c@88c0002qcom,geni-i2cz@se.~default< I HY0012  qup-corequp-configqup-memory 33$txrx disabledfspi@88c0002qcom,geni-spiz@se.~ Idefault=>.0Y0012  qup-corequp-config 33$txrx okayfi2c@8900002qcom,geni-i2cz@se.default? J HY0012  qup-corequp-configqup-memory 33$txrx disabledfspi@8900002qcom,geni-spiz@se. Jdefault@A.0Y0012  qup-corequp-config 33$txrx okayfi2c@8940002qcom,geni-i2cz@@se.defaultB K HY0012  qup-corequp-configqup-memory 33$txrx disabledfserial@8940002qcom,geni-uartz@@se.defaultC K disabledfspi@8940002qcom,geni-spiz@@se. KdefaultDE.0Y0012  qup-corequp-config 33$txrx  disabledfi2c@8980002qcom,geni-i2cz@se.defaultF C HY0012  qup-corequp-configqup-memory 33$txrx disabledfspi@8980002qcom,geni-spiz@se. CdefaultGH.0Y0012  qup-corequp-config 33$txrx  disabledfdma-controller@9000002qcom,sm8450-gpi-dmaz ~ -okayfJgeniqup@9c00002qcom,geni-se-qupz  m-ahbs-ahb.. -Y00  qup-core okayfi2c@9800002qcom,geni-i2cz@se.VdefaultI Y HY0012  qup-corequp-configqup-memory JJ$txrx disabledfspi@9800002qcom,geni-spiz@se.V YdefaultKLM@NHY0012  qup-corequp-configqup-memory JJ$txrx  disabledfi2c@9840002qcom,geni-i2cz@@se.XdefaultO Z HY0012  qup-corequp-configqup-memory JJ$txrx disabledfspi@9840002qcom,geni-spiz@@se.X ZdefaultPQHY0012  qup-corequp-configqup-memory JJ$txrx  disabledfi2c@9880002qcom,geni-i2cz@se.ZdefaultR [ HY0012  qup-corequp-configqup-memory JJ$txrx disabledfspi@9880002qcom,geni-spiz@se.Z [defaultSTHY0012  qup-corequp-configqup-memory JJ$txrx  disabledfi2c@98c0002qcom,geni-i2cz@se.\defaultU \ HY0012  qup-corequp-configqup-memory JJ$txrx disabledfspi@98c0002qcom,geni-spiz@se.\ \defaultVWHY0012  qup-corequp-configqup-memory JJ$txrx  disabledfi2c@9900002qcom,geni-i2cz@se.^defaultX ] HY0012  qup-corequp-configqup-memory JJ$txrx disabledfspi@9900002qcom,geni-spiz@se.^ ]defaultYZM@NHY0012  qup-corequp-configqup-memory JJ$txrx okayfi2c@9940002qcom,geni-i2cz@@se.`default[ ^ HY0012  qup-corequp-configqup-memory JJ$txrxokayfspi@9940002qcom,geni-spiz@@se.` ^default\]HY0012  qup-corequp-configqup-memory JJ$txrx  disabledfi2c@9980002qcom,geni-i2cz@se.bdefault^ _ HY0012  qup-corequp-configqup-memory JJ$txrx disabledfspi@9980002qcom,geni-spiz@se.b _default_`HY0012  qup-corequp-configqup-memory JJ$txrx  disabledfserial@99c0002qcom,geni-debug-uartz@se.ddefaultab `okayfdma-controller@a000002qcom,sm8450-gpi-dmaz%&'()* ~ -V disabledfdgeniqup@ac00002qcom,geni-se-qupz` m-ahbs-ahb.. -CY00  qup-core  disabledfi2c@a800002qcom,geni-i2cz@se.hdefaultc a HY0012  qup-corequp-configqup-memory dd$txrx disabledfspi@a800002qcom,geni-spiz@se.h adefaultefHY0012  qup-corequp-configqup-memory dd$txrx  disabledfi2c@a840002qcom,geni-i2cz@@se.jdefaultg b HY0012  qup-corequp-configqup-memory dd$txrx disabledfspi@a840002qcom,geni-spiz@@se.j bdefaulthiHY0012  qup-corequp-configqup-memory dd$txrx  disabledfi2c@a880002qcom,geni-i2cz@se.ldefaultj c HY0012  qup-corequp-configqup-memory dd$txrx disabledfspi@a880002qcom,geni-spiz@se.l cdefaultklHY0012  qup-corequp-configqup-memory dd$txrx  disabledfi2c@a8c0002qcom,geni-i2cz@se.ndefaultm d HY0012  qup-corequp-configqup-memory dd$txrx disabledfspi@a8c0002qcom,geni-spiz@se.n ddefaultnoHY0012  qup-corequp-configqup-memory dd$txrx  disabledfi2c@a900002qcom,geni-i2cz@se.pdefaultp e HY0012  qup-corequp-configqup-memory dd$txrx disabledfspi@a900002qcom,geni-spiz@se.p edefaultqrHY0012  qup-corequp-configqup-memory dd$txrx  disabledfi2c@a940002qcom,geni-i2cz@@se.rdefaults fHY0012  qup-corequp-configqup-memory dd$txrx  disabledfspi@a940002qcom,geni-spiz@@se.r fdefaulttuHY0012  qup-corequp-configqup-memory dd$txrx  disabledfi2c@a980002qcom,geni-i2cz@se.tdefaultv kHY0012  qup-corequp-configqup-memory dd$txrx  disabledfspi@a980002qcom,geni-spiz@se.t kdefaultwxHY0012  qup-corequp-configqup-memory dd$txrx  disabledfpci@1c000002qcom,pcie-sm8450-pcie0Pz0`` ``Tparfdbielbiatuconfignpci^oy 8` `0`0 msi\.6.7*)./.1.3.8.9... ]pipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbuaggre0aggre1 - --.pci.gdsc*pciephy y^ y`defaultzokayfphy@1c06000 2qcom,sm8450-qmp-gen3x1-pcie-phyz`  ./.1.2.4auxcfg_ahbrefrefgen.phy.4okay{,|fphy@1c06200@znpbf.6pipe0I<Gpcie_0_pipe_clkf*pci@1c080002qcom,pcie-sm8450-pcie1Pz0@@ @@Tparfdbielbiatuconfignpci^oy 8@ @0@0 3msiT.C.D+).:.<.>.E.F.. Vpipepipe_muxphy_piperefauxcfgbus_masterbus_slaveslave_q2addrss_sf_tbuaggre1 - --. pci.gdsc+pciephy ya ycdefault} disabledfphy@1c0f000 2qcom,sm8450-qmp-gen4x2-pcie-phyz  .?.<.=.Aauxcfg_ahbrefrefgen. phy.A disabledfphy@1c0e000`z .Cpipe0I<Gpcie_1_pipe_clkf+interconnect@15000002qcom,sm8450-config-noczPtfinterconnect@16800002qcom,sm8450-system-noczhtf1interconnect@16c00002qcom,sm8450-pcie-anoczltfinterconnect@16e00002qcom,sm8450-aggre1-nocznt. . finterconnect@17000002qcom,sm8450-aggre2-noczpt .. . ) finterconnect@17400002qcom,sm8450-mmss-noczttfhwlock@1f400002qcom,tcsr-mutexzZf'phy@88e300002qcom,sm8450-usb-hs-phyqcom,usb-snps-hs-7nm-phyz0okay<)ref.,{h~vfphy-wrapper@88e90002qcom,sm8450-qmp-usb3-phy z okay .).auxref_clk_srccom_aux.. phycommon|,fphy@88e9200`z<I.pipe0Gusb3_phy_pipe_clk_srcfremoteproc@24000002qcom,sm8450-slpi-pasz@@< #wdogfatalreadyhandoverstop-ack)xoMMlcxlmxstopokayqcom/sm8450/slpi.mbnfglink-edge( ,(slpiBfastrpc 2qcom,fastrpcfastrpcglink-apps-dspsdsp compute-cb@12qcom,fastrpc-compute-cbz -Acompute-cb@22qcom,fastrpc-compute-cbz -Bcompute-cb@32qcom,fastrpc-compute-cbz -Cremoteproc@300000002qcom,sm8450-adsp-pasz0<#wdogfatalreadyhandoverstop-ack)xoMMlcxlmxstopokayqcom/sm8450/adsp.mbnfglink-edge( ,(lpassBf fastrpc 2qcom,fastrpcfastrpcglink-apps-dspadsp compute-cb@32qcom,fastrpc-compute-cbz -compute-cb@42qcom,fastrpc-compute-cbz -compute-cb@52qcom,fastrpc-compute-cbz -remoteproc@323000002qcom,sm8450-cdsp-pasz20@@B#wdogfatalreadyhandoverstop-ack)xoMM cxmxcstopokayqcom/sm8450/cdsp.mbnf glink-edge( ,(cdspBfastrpc 2qcom,fastrpcfastrpcglink-apps-dspcdsp compute-cb@12qcom,fastrpc-compute-cbz-!a-! compute-cb@22qcom,fastrpc-compute-cbz-!b-" compute-cb@32qcom,fastrpc-compute-cbz-!c-# compute-cb@42qcom,fastrpc-compute-cbz-!d-$ compute-cb@52qcom,fastrpc-compute-cbz-!e-% compute-cb@62qcom,fastrpc-compute-cbz-!f-& compute-cb@72qcom,fastrpc-compute-cbz-!g-' compute-cb@82qcom,fastrpc-compute-cbz-!h-( remoteproc@40800002qcom,sm8450-mpss-pasz@@L0wdogfatalreadyhandoverstop-ackshutdown-ack)xoMM cxmssstopokayqcom/sm8450/modem.mbnf glink-edge( ,(modemBclock-controller@ade00002qcom,sm8450-camccz .)),M%Ig disabledf interrupt-controller@b2200002qcom,sm8450-pdcqcom,pdc z "@dH (6^a}?~ yfthermal-sensor@c263000 2qcom,sm8450-tsensqcom,tsens-v2 z &0 " uplowcriticalfthermal-sensor@c265000 2qcom,sm8450-tsensqcom,tsens-v2 z &P "0uplowcriticalfpower-controller@c300000#2qcom,sm8450-aoss-qmpqcom,aoss-qmpz 0( ,(Ifmailbox@ed180002qcom,sm8450-ipccqcom,ipcczр yf(pinctrl@f1000002qcom,sm8450-tlmmz0 *:yFyR`$fysdc2-sleep-statef clk-pins usdc2_clkzcmd-pins usdc2_cmdzdata-pins usdc2_datazpcie0-default-statefzperst-pinsugpio94gpiozclkreq-pinsugpio95pcie0_clkreqnzwake-pinsugpio96gpiozpcie1-default-statef}perst-pinsugpio97gpiozclkreq-pinsugpio98pcie1_clkreqnzwake-pinsugpio99gpiozqup-i2c0-data-clk-state ugpio0gpio1qup0fIqup-i2c1-data-clk-state ugpio4gpio5qup1fOqup-i2c2-data-clk-state ugpio8gpio9qup2fRqup-i2c3-data-clk-stateugpio12gpio13qup3fUqup-i2c4-data-clk-stateugpio16gpio17qup4fXqup-i2c5-data-clk-stateugpio206gpio207qup5f[qup-i2c6-data-clk-stateugpio20gpio21qup6f^qup-i2c8-data-clk-stateugpio28gpio29qup8fcqup-i2c9-data-clk-stateugpio32gpio33qup9fgqup-i2c10-data-clk-stateugpio36gpio37qup10fjqup-i2c11-data-clk-stateugpio40gpio41qup11fmqup-i2c12-data-clk-stateugpio44gpio45qup12fpqup-i2c13-data-clk-stateugpio48gpio49qup13zfsqup-i2c14-data-clk-stateugpio52gpio53qup14zfvqup-i2c15-data-clk-stateugpio56gpio57qup15f/qup-i2c16-data-clk-stateugpio60gpio61qup16f6qup-i2c17-data-clk-stateugpio64gpio65qup17f9qup-i2c18-data-clk-stateugpio68gpio69qup18f<qup-i2c19-data-clk-stateugpio72gpio73qup19f?qup-i2c20-data-clk-stateugpio76gpio77qup20fBqup-i2c21-data-clk-stateugpio80gpio81qup21fFqup-spi0-cs-stateugpio3qup0fLqup-spi0-data-clk-stateugpio0gpio1gpio2qup0fKqup-spi1-cs-stateugpio7qup1fQqup-spi1-data-clk-stateugpio4gpio5gpio6qup1fPqup-spi2-cs-stateugpio11qup2fTqup-spi2-data-clk-stateugpio8gpio9gpio10qup2fSqup-spi3-cs-stateugpio15qup3fWqup-spi3-data-clk-stateugpio12gpio13gpio14qup3fVqup-spi4-cs-stateugpio19qup4zfZqup-spi4-data-clk-stateugpio16gpio17gpio18qup4fYqup-spi5-cs-stateugpio85qup5f]qup-spi5-data-clk-stateugpio206gpio207gpio84qup5f\qup-spi6-cs-stateugpio23qup6f`qup-spi6-data-clk-stateugpio20gpio21gpio22qup6f_qup-spi8-cs-stateugpio31qup8ffqup-spi8-data-clk-stateugpio28gpio29gpio30qup8fequp-spi9-cs-stateugpio35qup9fiqup-spi9-data-clk-stateugpio32gpio33gpio34qup9fhqup-spi10-cs-stateugpio39qup10flqup-spi10-data-clk-stateugpio36gpio37gpio38qup10fkqup-spi11-cs-stateugpio43qup11foqup-spi11-data-clk-stateugpio40gpio41gpio42qup11fnqup-spi12-cs-stateugpio47qup12frqup-spi12-data-clk-stateugpio44gpio45gpio46qup12fqqup-spi13-cs-stateugpio51qup13fuqup-spi13-data-clk-stateugpio48gpio49gpio50qup13ftqup-spi14-cs-stateugpio55qup14fxqup-spi14-data-clk-stateugpio52gpio53gpio54qup14fwqup-spi15-cs-stateugpio59qup15f5qup-spi15-data-clk-stateugpio56gpio57gpio58qup15f4qup-spi16-cs-stateugpio63qup16f8qup-spi16-data-clk-stateugpio60gpio61gpio62qup16f7qup-spi17-cs-stateugpio67qup17f;qup-spi17-data-clk-stateugpio64gpio65gpio66qup17f:qup-spi18-cs-stateugpio71qup18zf>qup-spi18-data-clk-stateugpio68gpio69gpio70qup18zf=qup-spi19-cs-stateugpio75qup19zfAqup-spi19-data-clk-stateugpio72gpio73gpio74qup19zf@qup-spi20-cs-stateugpio79qup20fEqup-spi20-data-clk-stateugpio76gpio77gpio78qup20fDqup-spi21-cs-stateugpio83qup21fHqup-spi21-data-clk-stateugpio80gpio81gpio82qup21fGqup-uart7-rx-stateugpio26qup7zfbqup-uart7-tx-stateugpio27qup7zfaqup-uart20-default-stateugpio76gpio77gpio78gpio79qup20fCiommu@15000000!2qcom,sm8450-smmu-500arm,mmu-500zAabcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYf-interrupt-controller@17100000 2arm,gic-v3y z    fmsi-controller@171400002arm,gic-v3-itszftimer@174200002arm,armv7-timer-mem  zBV$frame@17421000!zBB frame@17423000!  zB0 disabledframe@17425000!  zBP disabledframe@17427000!  zBp disabledframe@17429000!  zB disabledframe@1742b000!  zB disabledframe@1742d000! zB disabledrsc@17a00000 apps_rsc2qcom,rpmh-rsc@zTdrv-0drv-1drv-2drv-3$. > Jfbcm-voter2qcom,bcm-voterfclock-controller2qcom,sm8450-rpmh-clkIxof)power-controller2qcom,sm8450-rpmhpd@fMopp-table2operating-points-v2fopp1Zfopp2Z0f$opp3Z@f%opp4Zf&opp5Zfopp6Zfopp7Z@fopp8ZPfopp9Zfopp10Zfpm8350-rpmh-regulators2qcom,pm8350-rpmh-regulatorsdbq ->Odsmps10rvreg_s10b_1p8w@w@fsmps11rvreg_s11b_0p95 ؀fsmps12rvreg_s12b_1p25@\fldo1rvreg_l1b_0p91  fldo2rvreg_l2b_3p07..fldo3 rvreg_l3b_0p9 @ @fldo5rvreg_l5b_0p88 m f{ldo6 rvreg_l6b_1p2OOf|ldo7 rvreg_l7b_2p5&5@&5@fldo9 rvreg_l9b_1p2OOfpm8350c-rpmh-regulators2qcom,pm8350c-rpmh-regulatorsdcqsmps1rvreg_s1c_1p86w@@fsmps10rvreg_s10c_1p05B@fbob rvreg_bob-cpu_crit   ucriticalf?cpu6-bottom-thermal c y tripstrip-point0 _ upassivef@trip-point1 s upassivefAcpu_crit   ucriticalfBcpu7-top-thermal c y tripstrip-point0 _ upassivefCtrip-point1 s upassivefDcpu_crit   ucriticalfEcpu7-middle-thermal c y tripstrip-point0 _ upassivefFtrip-point1 s upassivefGcpu_crit   ucriticalfHcpu7-bottom-thermal c y tripstrip-point0 _ upassivefItrip-point1 s upassivefJcpu_crit   ucriticalfKgpu-top-thermal c  y tripsthermal-engine-config H upassivethermal-hal-config H upassivereset-mon-cfg 8 upassivetj_cfg s upassivefLgpu-bottom-thermal c  y tripsthermal-engine-config H upassivethermal-hal-config H upassivereset-mon-cfg 8 upassivetj_cfg s upassivefMaoss1-thermal c y tripsthermal-engine-config H upassivereset-mon-cfg 8 upassivecpu0-thermal c y tripstrip-point0 _ upassivefNtrip-point1 s upassivefOcpu_crit   ucriticalfPcpu1-thermal c y tripstrip-point0 _ upassivefQtrip-point1 s upassivefRcpu_crit   ucriticalfScpu2-thermal c y tripstrip-point0 _ upassivefTtrip-point1 s upassivefUcpu_crit   ucriticalfVcpu3-thermal c y tripstrip-point0 _ upassivefWtrip-point1 s upassivefXcpu_crit   ucriticalfYcdsp0-thermal c  y tripsthermal-engine-config H upassivethermal-hal-config H upassivereset-mon-cfg 8 upassivejunction-config s upassivefZcdsp1-thermal c  y tripsthermal-engine-config H upassivethermal-hal-config H upassivereset-mon-cfg 8 upassivejunction-config s upassivef[cdsp2-thermal c  y tripsthermal-engine-config H upassivethermal-hal-config H upassivereset-mon-cfg 8 upassivejunction-config s upassivef\video-thermal c y tripsthermal-engine-config H upassivereset-mon-cfg 8 upassivemem-thermal c  y tripsthermal-engine-config H upassiveddr0-config _ upassivef]reset-mon-cfg 8 upassivemodem0-thermal c y tripsthermal-engine-config H upassivemdmss0-config0 p upassivef^mdmss0-config1 ( upassivef_reset-mon-cfg 8 upassivemodem1-thermal c y tripsthermal-engine-config H upassivemdmss1-config0 p upassivef`mdmss1-config1 ( upassivefareset-mon-cfg 8 upassivemodem2-thermal c y tripsthermal-engine-config H upassivemdmss2-config0 p upassivefbmdmss2-config1 ( upassivefcreset-mon-cfg 8 upassivemodem3-thermal c y tripsthermal-engine-config H upassivemdmss3-config0 p upassivefdmdmss3-config1 ( upassivefereset-mon-cfg 8 upassivecamera0-thermal c y tripsthermal-engine-config H upassivereset-mon-cfg 8 upassivecamera1-thermal c y tripsthermal-engine-config H upassivereset-mon-cfg 8 upassivetimer2arm,armv8-timer0   V$aliases$ /soc@0/geniqup@9c0000/serial@99c000vph-pwr-regulator2regulator-fixedrvph_pwr8u 8u   f__symbols__ /clocks/xo-board /clocks/sleep-clk /cpus/cpu@0 /cpus/cpu@0/l2-cache /cpus/cpu@0/l2-cache/l3-cache /cpus/cpu@100 /cpus/cpu@100/l2-cache /cpus/cpu@200 /cpus/cpu@200/l2-cache /cpus/cpu@300 /cpus/cpu@300/l2-cache "/cpus/cpu@400 '/cpus/cpu@400/l2-cache ./cpus/cpu@500 3/cpus/cpu@500/l2-cache :/cpus/cpu@600 ?/cpus/cpu@600/l2-cache F/cpus/cpu@700 K/cpus/cpu@700/l2-cache R/cpus/idle-states/cpu-sleep-0-0 e/cpus/idle-states/cpu-sleep-1-0) u/cpus/domain-idle-states/cluster-sleep-0) /cpus/domain-idle-states/cluster-sleep-1 /firmware/scm /interconnect-0 /interconnect-1 /psci/cpu0 /psci/cpu1 /psci/cpu2 /psci/cpu3 /psci/cpu4 /psci/cpu5 /psci/cpu6 /psci/cpu7 /psci/cpu-cluster0 /opp-table-qup /reserved-memory! /reserved-memory/memory@80000000! "/reserved-memory/memory@80600000! 1/reserved-memory/memory@80640000! A/reserved-memory/memory@807c0000! L/reserved-memory/memory@80800000! Z/reserved-memory/memory@80860000! i/reserved-memory/memory@80880000! x/reserved-memory/memory@808a0000! /reserved-memory/memory@808e0000! /reserved-memory/memory@808e4000!/reserved-memory/memory@80900000! /reserved-memory/memory@80b00000! /reserved-memory/memory@80c00000! /reserved-memory/memory@85700000! /reserved-memory/memory@85e00000! /reserved-memory/memory@88000000! /reserved-memory/memory@89900000! /reserved-memory/memory@8b900000! /reserved-memory/memory@8b910000! /reserved-memory/memory@8b91a000! /reserved-memory/memory@8ba00000! !/reserved-memory/memory@8bb80000! 3/reserved-memory/memory@8bbe0000! H/reserved-memory/memory@8bc00000! Q/reserved-memory/memory@9ee00000! Y/reserved-memory/memory@9f500000! d/reserved-memory/memory@9fd00000! n/reserved-memory/memory@a6e00000! z/reserved-memory/memory@a6f00000! /reserved-memory/memory@bb000000! /reserved-memory/memory@c0000000! /reserved-memory/memory@e0000000! /reserved-memory/memory@e0600000! /reserved-memory/memory@e0a00000! /reserved-memory/memory@e0b00000! /reserved-memory/memory@e55f3000! /reserved-memory/memory@e55fc000! /reserved-memory/memory@e5600000! /reserved-memory/memory@e8800000! )/reserved-memory/memory@e8900000! 2/reserved-memory/memory@e9b00000! ;/reserved-memory/memory@ea000000! L/reserved-memory/memory@ed900000 a/smp2p-adsp/master-kernel p/smp2p-adsp/slave-kernel ~/smp2p-cdsp/master-kernel /smp2p-cdsp/slave-kernel /smp2p-modem/master-kernel /smp2p-modem/slave-kernel /smp2p-modem/ipa-ap-to-modem /smp2p-modem/ipa-modem-to-ap /smp2p-slpi/master-kernel /smp2p-slpi/slave-kernel /soc@0 /soc@0/clock-controller@100000 /soc@0/dma-controller@800000/soc@0/geniqup@8c0000!/soc@0/geniqup@8c0000/i2c@880000!/soc@0/geniqup@8c0000/spi@880000!/soc@0/geniqup@8c0000/i2c@884000! /soc@0/geniqup@8c0000/spi@884000!&/soc@0/geniqup@8c0000/i2c@888000!,/soc@0/geniqup@8c0000/spi@888000!2/soc@0/geniqup@8c0000/i2c@88c000!8/soc@0/geniqup@8c0000/spi@88c000!>/soc@0/geniqup@8c0000/i2c@890000!D/soc@0/geniqup@8c0000/spi@890000!J/soc@0/geniqup@8c0000/i2c@894000$P/soc@0/geniqup@8c0000/serial@894000!W/soc@0/geniqup@8c0000/spi@894000!]/soc@0/geniqup@8c0000/i2c@898000!c/soc@0/geniqup@8c0000/spi@898000i/soc@0/dma-controller@900000r/soc@0/geniqup@9c0000!}/soc@0/geniqup@9c0000/i2c@980000!/soc@0/geniqup@9c0000/spi@980000!/soc@0/geniqup@9c0000/i2c@984000!/soc@0/geniqup@9c0000/spi@984000!/soc@0/geniqup@9c0000/i2c@988000!/soc@0/geniqup@9c0000/spi@988000!/soc@0/geniqup@9c0000/i2c@98c000!/soc@0/geniqup@9c0000/spi@98c000!/soc@0/geniqup@9c0000/i2c@990000!/soc@0/geniqup@9c0000/spi@990000!/soc@0/geniqup@9c0000/i2c@994000!/soc@0/geniqup@9c0000/spi@994000!/soc@0/geniqup@9c0000/i2c@998000!/soc@0/geniqup@9c0000/spi@998000$/soc@0/geniqup@9c0000/serial@99c000/soc@0/dma-controller@a00000/soc@0/geniqup@ac0000!/soc@0/geniqup@ac0000/i2c@a80000!/soc@0/geniqup@ac0000/spi@a80000!/soc@0/geniqup@ac0000/i2c@a84000!/soc@0/geniqup@ac0000/spi@a84000!/soc@0/geniqup@ac0000/i2c@a88000!/soc@0/geniqup@ac0000/spi@a88000!/soc@0/geniqup@ac0000/i2c@a8c000!/soc@0/geniqup@ac0000/spi@a8c000! /soc@0/geniqup@ac0000/i2c@a90000!/soc@0/geniqup@ac0000/spi@a90000!/soc@0/geniqup@ac0000/i2c@a94000!/soc@0/geniqup@ac0000/spi@a94000!!/soc@0/geniqup@ac0000/i2c@a98000!'/soc@0/geniqup@ac0000/spi@a98000-/soc@0/pci@1c000003/soc@0/phy@1c06000=/soc@0/phy@1c06000/phy@1c06200H/soc@0/pci@1c08000N/soc@0/phy@1c0f000X/soc@0/phy@1c0f000/phy@1c0e000c/soc@0/interconnect@1500000n/soc@0/interconnect@1680000y/soc@0/interconnect@16c0000/soc@0/interconnect@16e0000/soc@0/interconnect@1700000/soc@0/interconnect@1740000/soc@0/hwlock@1f40000/soc@0/phy@88e3000/soc@0/phy-wrapper@88e9000'/soc@0/phy-wrapper@88e9000/phy@88e9200/soc@0/remoteproc@2400000/soc@0/remoteproc@30000000&/soc@0/remoteproc@30000000/glink-edge/soc@0/remoteproc@32300000/soc@0/remoteproc@4080000 '/soc@0/clock-controller@ade0000$-/soc@0/interrupt-controller@b2200001/soc@0/thermal-sensor@c2630008/soc@0/thermal-sensor@c265000 ?/soc@0/power-controller@c300000H/soc@0/mailbox@ed18000M/soc@0/pinctrl@f100000(R/soc@0/pinctrl@f100000/sdc2-sleep-state+c/soc@0/pinctrl@f100000/pcie0-default-state+w/soc@0/pinctrl@f100000/pcie1-default-state//soc@0/pinctrl@f100000/qup-i2c0-data-clk-state//soc@0/pinctrl@f100000/qup-i2c1-data-clk-state//soc@0/pinctrl@f100000/qup-i2c2-data-clk-state//soc@0/pinctrl@f100000/qup-i2c3-data-clk-state//soc@0/pinctrl@f100000/qup-i2c4-data-clk-state//soc@0/pinctrl@f100000/qup-i2c5-data-clk-state//soc@0/pinctrl@f100000/qup-i2c6-data-clk-state/ /soc@0/pinctrl@f100000/qup-i2c8-data-clk-state//soc@0/pinctrl@f100000/qup-i2c9-data-clk-state0-/soc@0/pinctrl@f100000/qup-i2c10-data-clk-state0@/soc@0/pinctrl@f100000/qup-i2c11-data-clk-state0S/soc@0/pinctrl@f100000/qup-i2c12-data-clk-state0f/soc@0/pinctrl@f100000/qup-i2c13-data-clk-state0y/soc@0/pinctrl@f100000/qup-i2c14-data-clk-state0/soc@0/pinctrl@f100000/qup-i2c15-data-clk-state0/soc@0/pinctrl@f100000/qup-i2c16-data-clk-state0/soc@0/pinctrl@f100000/qup-i2c17-data-clk-state0/soc@0/pinctrl@f100000/qup-i2c18-data-clk-state0/soc@0/pinctrl@f100000/qup-i2c19-data-clk-state0/soc@0/pinctrl@f100000/qup-i2c20-data-clk-state0/soc@0/pinctrl@f100000/qup-i2c21-data-clk-state)/soc@0/pinctrl@f100000/qup-spi0-cs-state//soc@0/pinctrl@f100000/qup-spi0-data-clk-state)//soc@0/pinctrl@f100000/qup-spi1-cs-state/;/soc@0/pinctrl@f100000/qup-spi1-data-clk-state)M/soc@0/pinctrl@f100000/qup-spi2-cs-state/Y/soc@0/pinctrl@f100000/qup-spi2-data-clk-state)k/soc@0/pinctrl@f100000/qup-spi3-cs-state/w/soc@0/pinctrl@f100000/qup-spi3-data-clk-state)/soc@0/pinctrl@f100000/qup-spi4-cs-state//soc@0/pinctrl@f100000/qup-spi4-data-clk-state)/soc@0/pinctrl@f100000/qup-spi5-cs-state//soc@0/pinctrl@f100000/qup-spi5-data-clk-state)/soc@0/pinctrl@f100000/qup-spi6-cs-state//soc@0/pinctrl@f100000/qup-spi6-data-clk-state)/soc@0/pinctrl@f100000/qup-spi8-cs-state//soc@0/pinctrl@f100000/qup-spi8-data-clk-state)/soc@0/pinctrl@f100000/qup-spi9-cs-state/ /soc@0/pinctrl@f100000/qup-spi9-data-clk-state*/soc@0/pinctrl@f100000/qup-spi10-cs-state0,/soc@0/pinctrl@f100000/qup-spi10-data-clk-state*?/soc@0/pinctrl@f100000/qup-spi11-cs-state0L/soc@0/pinctrl@f100000/qup-spi11-data-clk-state*_/soc@0/pinctrl@f100000/qup-spi12-cs-state0l/soc@0/pinctrl@f100000/qup-spi12-data-clk-state*/soc@0/pinctrl@f100000/qup-spi13-cs-state0/soc@0/pinctrl@f100000/qup-spi13-data-clk-state*/soc@0/pinctrl@f100000/qup-spi14-cs-state0/soc@0/pinctrl@f100000/qup-spi14-data-clk-state*/soc@0/pinctrl@f100000/qup-spi15-cs-state0/soc@0/pinctrl@f100000/qup-spi15-data-clk-state*/soc@0/pinctrl@f100000/qup-spi16-cs-state0/soc@0/pinctrl@f100000/qup-spi16-data-clk-state*/soc@0/pinctrl@f100000/qup-spi17-cs-state0 /soc@0/pinctrl@f100000/qup-spi17-data-clk-state*/soc@0/pinctrl@f100000/qup-spi18-cs-state0,/soc@0/pinctrl@f100000/qup-spi18-data-clk-state*?/soc@0/pinctrl@f100000/qup-spi19-cs-state0L/soc@0/pinctrl@f100000/qup-spi19-data-clk-state*_/soc@0/pinctrl@f100000/qup-spi20-cs-state0l/soc@0/pinctrl@f100000/qup-spi20-data-clk-state*/soc@0/pinctrl@f100000/qup-spi21-cs-state0/soc@0/pinctrl@f100000/qup-spi21-data-clk-state*/soc@0/pinctrl@f100000/qup-uart7-rx-state*/soc@0/pinctrl@f100000/qup-uart7-tx-state0/soc@0/pinctrl@f100000/qup-uart20-default-state/soc@0/iommu@15000000%/soc@0/interrupt-controller@17100000=/soc@0/interrupt-controller@17100000/msi-controller@17140000/soc@0/rsc@17a00000/soc@0/rsc@17a00000/bcm-voter%/soc@0/rsc@17a00000/clock-controller%/soc@0/rsc@17a00000/power-controller/ /soc@0/rsc@17a00000/power-controller/opp-table4/soc@0/rsc@17a00000/power-controller/opp-table/opp14)/soc@0/rsc@17a00000/power-controller/opp-table/opp24