ELFE@@%"_zR| (,D-DD T DD-(D$D-DD L DD-@p@D-DT @  ( TD-D (D-DD D DD-D\D-DPT P   PTD-D 8(D-D@P @  @PD-(dPh-DD T DD-0D-D0L 0 X 0LD-4|D-D0L 0 T 0LD-<LD-DPT P  PTD-|?#{_WO A8@ CRR @"R@7@R#~țA%T@R}.qT} @.@kijJ!? i(a!T.@v***5"Bb@*B@ (T*@(T"R@(TBR@)T5B"B@@@*A@HT@y @y @y@y@ qT@y@yRy@bR qKT@TR@"TRRj(@RR` iR@ )@C@BcR@(RcC9@T@4@)@C@BcR@(RcC9@T@ qc T@ )@C@BcR@(RcC9@T@4*vA8 C_ T*OIWH_G{F#_@ qT!*5@!c4*B?6T>Bc@!*.v@*}?#{{#_>M?#{g_WO<@@D9qT2@@!***%R@2HT* 5@#A.@@` 5R@&@** 5*4**#A.@*ODWC_BgA{Ũ#_@ @ *2!G %t>@@@A"@?qT @9qcTC@94@)A2M&@R@qT@qbTB@94@)!A@4v@_ kT*R*@!*@ 5 ?k(1I%@4v@_ k*TkcT *7 *I @?qT @9qcTC@94@)A@:@qT@qcTC@94@)!r@5q!T.@b@qT @qbTB@94@)!2@*4v>@2@@R@&@**"A.@\D9H7@@x@@2~@ @x 7&fLT`RRBR? k6 @!*25=_`6*'@! >M?#{ WO<@@D9h7@@@E2b@@@@;xX6@@ @1xN,u>@2@@R@&@**"A.@*OC @WB{Ĩ#_Bpp<@JQ @)@_ kT* )_?#{@!{#_?#{ O BRh@1*cR*OB @{è#_?#{WO* *cR2vcROBWA{è#_?#{ _WO7@@@@qTy@qbTB@96@)!@*@qT@qMT @@qTw@ qbTB@96@)qbTB@96@)@*@qTs"@qbTB@96@)aOD @WC_B{Ũ#_h߈50o?#{!{#_`}?#{{#_qcom,msm8996-qmp-ufs-phyqcom,msm8998-qmp-ufs-phyqcom,sa8775p-qmp-ufs-phyqcom,sc7180-qmp-ufs-phyqcom,sc7280-qmp-ufs-phyqcom,sc8180x-qmp-ufs-phyqcom,sc8280xp-qmp-ufs-phyqcom,sdm845-qmp-ufs-phyqcom,sm6115-qmp-ufs-phyqcom,sm6125-qmp-ufs-phyqcom,sm6350-qmp-ufs-phyqcom,sm7150-qmp-ufs-phyqcom,sm8150-qmp-ufs-phyqcom,sm8250-qmp-ufs-phyqcom,sm8350-qmp-ufs-phyqcom,sm8450-qmp-ufs-phyqcom,sm8475-qmp-ufs-phyqcom,sm8550-qmp-ufs-phyqcom,sm8650-qmp-ufs-phy  h. t0<4 x  $ DH?(Tx ( ,(0LP T| (48X2\`hE$,@ [?`$<4 H\ 80<Td`hp6? dlt6?2DH$ @0 |[$(,4KD<dY@n, 44C<8D %X\B X$t|xe#x|?< @ $$(0 4ZD<H\m`mdh;l<ptx|;; Xm0 8C$PT HoJ  \`dhl-pmtmx<` $$ @0 |[$(,4[D<dY@o,44C<8#&X\ X$t|6 x62#5 $$(0 4ZD<Hpmtmx|;<;; Xm0 8C$P, `ht  $$(0 4ZD<Ho  p?tx|,mm;<; 0` " $$(0 4KD<H p6t6x|;=;;Xm0 8C$Pu4ZHo p?tx|lmm< %2 t0<4 x  $ DH?(x ( ,(0LP T| (48X2\`Hp<@hE$,@@ [?? 04<H[THm4<(<8@@(D"4ZHo  p?tx|,mm< % %   t< Htx |0   `8D`\`d6pi0C@D@p( 2$Lx, t    t< HAtx@p (L  $,+tp T$xO0,3,O  t<  @HAptx(L $|04 T$x>  `8D`\`d6pt$x$| O(X0C 0h@DHL,t,3t,M author=Vivek Gautam description=Qualcomm QMP UFS PHY driverlicense=GPL v2name=phy_qcom_qmp_ufsintree=Yscmversion=ga9c2663f637fdepends=alias=of:N*T*Cqcom,msm8996-qmp-ufs-phyalias=of:N*T*Cqcom,msm8996-qmp-ufs-phyC*alias=of:N*T*Cqcom,msm8998-qmp-ufs-phyalias=of:N*T*Cqcom,msm8998-qmp-ufs-phyC*alias=of:N*T*Cqcom,sa8775p-qmp-ufs-phyalias=of:N*T*Cqcom,sa8775p-qmp-ufs-phyC*alias=of:N*T*Cqcom,sc7180-qmp-ufs-phyalias=of:N*T*Cqcom,sc7180-qmp-ufs-phyC*alias=of:N*T*Cqcom,sc7280-qmp-ufs-phyalias=of:N*T*Cqcom,sc7280-qmp-ufs-phyC*alias=of:N*T*Cqcom,sc8180x-qmp-ufs-phyalias=of:N*T*Cqcom,sc8180x-qmp-ufs-phyC*alias=of:N*T*Cqcom,sc8280xp-qmp-ufs-phyalias=of:N*T*Cqcom,sc8280xp-qmp-ufs-phyC*alias=of:N*T*Cqcom,sdm845-qmp-ufs-phyalias=of:N*T*Cqcom,sdm845-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm6115-qmp-ufs-phyalias=of:N*T*Cqcom,sm6115-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm6125-qmp-ufs-phyalias=of:N*T*Cqcom,sm6125-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm6350-qmp-ufs-phyalias=of:N*T*Cqcom,sm6350-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm7150-qmp-ufs-phyalias=of:N*T*Cqcom,sm7150-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm8150-qmp-ufs-phyalias=of:N*T*Cqcom,sm8150-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm8250-qmp-ufs-phyalias=of:N*T*Cqcom,sm8250-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm8350-qmp-ufs-phyalias=of:N*T*Cqcom,sm8350-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm8450-qmp-ufs-phyalias=of:N*T*Cqcom,sm8450-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm8475-qmp-ufs-phyalias=of:N*T*Cqcom,sm8475-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm8550-qmp-ufs-phyalias=of:N*T*Cqcom,sm8550-qmp-ufs-phyC*alias=of:N*T*Cqcom,sm8650-qmp-ufs-phyalias=of:N*T*Cqcom,sm8650-qmp-ufs-phyC*vermagic=6.12.0-mainline-ga9c2663f637f-ab12743383-4k SMP preempt mod_unload modversions aarch64QSERDES_V3_COM_DEC_START_MODE1QSERDES_V5_COM_VCO_TUNE_INITVAL2QSERDES_V5_RX_RX_MODE_00_HIGH4QPHY_V4_PCS_UFS_RX_MIN_HIBERN8_TIMEQPHY_V2_PCS_UFS_TX_SMALL_AMP_DRV_LVLQSERDES_UFS_V6_RX_UCDR_SO_GAIN_RATE4QSERDES_UFS_V6_RX_MODE_RATE_0_1_B2QSERDES_UFS_V6_RX_RX_TERM_BW_CTRL0QSERDES_V3_TX_LANE_MODE_1QSERDES_V3_RX_UCDR_SVS_SO_GAIN_HALFQSERDES_V5_COM_LOCK_CMP1_MODE1QSERDES_V5_RX_UCDR_PI_CONTROLSQPHY_V5_PCS_UFS_TX_MID_TERM_CTRL1QSERDES_V4_RX_SIGDET_CNTRLQSERDES_V6_COM_DEC_START_MODE1QSERDES_COM_DIV_FRAC_START2_MODE1QPHY_V3_PCS_UFS_RX_SIGDET_CTRL2QSERDES_V5_COM_SYSCLK_EN_SELQSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE1QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL1QSERDES_V5_RX_RX_IDAC_MEASURE_TIMEQSERDES_V5_RX_RX_IDAC_TSETTLE_LOWQSERDES_V4_TX_PWM_GEAR_1_DIVIDER_BAND0_1QSERDES_V4_RX_RX_BANDQSERDES_RX_UCDR_SVS_SO_GAIN_QUARTERQSERDES_V6_COM_LOCK_CMP1_MODE0QSERDES_UFS_V6_RX_MODE_RATE_0_1_B1QSERDES_UFS_V6_RX_OFFSET_ADAPTOR_CNTRL3QSERDES_V3_COM_VCO_TUNE_CTRLQSERDES_V3_RX_SIGDET_CNTRLQPHY_V3_PCS_UFS_TX_LARGE_AMP_DRV_LVLQSERDES_V5_COM_PLL_IVCOQSERDES_V5_COM_CP_CTRL_MODE0QSERDES_V5_COM_PLL_CCTRL_MODE0QSERDES_V5_COM_LOCK_CMP2_MODE0QSERDES_V5_RX_RX_IDAC_TSETTLE_HIGHQSERDES_V4_TX_PWM_GEAR_4_DIVIDER_BAND0_1QSERDES_COM_SYS_CLK_CTRLQSERDES_COM_LOCK_CMP_CFGQSERDES_COM_LOCK_CMP2_MODE1vdda-phyQSERDES_V3_COM_SYS_CLK_CTRLQSERDES_V3_COM_VCO_TUNE_INITVAL2QSERDES_V3_COM_PLL_RCTRL_MODE0QPHY_V3_PCS_UFS_RX_SIGDET_CTRL1QSERDES_V5_COM_HSCLK_HS_SWITCH_SELQSERDES_V5_COM_LOCK_CMP_ENQSERDES_V5_COM_DEC_START_MODE0QSERDES_V4_COM_HSCLK_HS_SWITCH_SELQSERDES_V4_RX_RX_MODE_10_HIGH3QPHY_V2_PCS_UFS_RX_PWM_GEAR_BANDQSERDES_UFS_V6_RX_UCDR_FO_GAIN_RATE2QSERDES_UFS_V6_RX_UCDR_FASTLOCK_SO_GAIN_RATE4%s::rx_symbol_0QSERDES_COM_SVS_MODE_CLK_SELQSERDES_COM_DIV_FRAC_START1_MODE0QSERDES_COM_VCO_TUNE2_MODE0QSERDES_RX_RX_EQU_ADAPTOR_CNTRL2QSERDES_V3_COM_CP_CTRL_MODE1QSERDES_V3_COM_LOCK_CMP2_MODE1QSERDES_V3_RX_RX_INTERFACE_MODEQPHY_V3_PCS_UFS_TX_MID_TERM_CTRL1QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE0QSERDES_V5_RX_RX_BANDQSERDES_V4_TX_LANE_MODE_1QSERDES_V4_RX_UCDR_FO_GAINQSERDES_UFS_V6_RX_UCDR_FO_GAIN_RATE4QSERDES_UFS_V6_RX_UCDR_FASTLOCK_FO_GAIN_RATE4QSERDES_COM_RESETSM_CNTRLQSERDES_COM_VCO_TUNE_MAPQSERDES_RX_RX_TERM_BWQSERDES_V5_TX_LANE_MODE_1QSERDES_V5_RX_RX_MODE_00_HIGHQSERDES_V4_COM_HSCLK_SELQSERDES_V4_COM_PLL_CCTRL_MODE1QSERDES_V4_RX_RX_IDAC_TSETTLE_HIGHQSERDES_V4_RX_RX_MODE_01_HIGH3QSERDES_V4_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1QSERDES_UFS_V6_RX_MODE_RATE3_B4QSERDES_UFS_V6_RX_MODE_RATE4_B1QSERDES_V3_COM_RESETSM_CNTRLQSERDES_V3_RX_UCDR_FASTLOCK_COUNT_LOWQSERDES_V5_RX_RX_MODE_00_LOWQSERDES_V4_COM_LOCK_CMP1_MODE0QSERDES_V4_RX_RX_MODE_01_HIGH4QPHY_V6_PCS_UFS_MULTI_LANE_CTRL1QSERDES_V6_COM_PLL_CCTRL_MODE1qcom-qmp-ufs-phyQSERDES_V3_COM_SYSCLK_EN_SELQSERDES_V3_COM_INTEGLOOP_GAIN1_MODE0QSERDES_V3_RX_UCDR_SVS_SO_GAINQSERDES_V5_TX_RES_CODE_LANE_OFFSET_RXQSERDES_V4_COM_PLL_RCTRL_MODE0QSERDES_V4_RX_RX_MODE_00_HIGHQPHY_V2_PCS_UFS_TX_SMALL_AMP_POST_EMP_LVLQPHY_V6_PCS_UFS_TX_MID_TERM_CTRL1QSERDES_V6_COM_VCO_TUNE_MAPQSERDES_UFS_V6_RX_MODE_RATE4_B4QSERDES_V5_COM_DEC_START_MODE1QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL2QSERDES_V5_RX_RX_MODE_01_HIGHQSERDES_V4_RX_RX_IDAC_TSETTLE_LOWQPHY_V4_PCS_UFS_BIST_FIXED_PAT_CTRLQSERDES_COM_VCO_TUNE_INITVAL1QSERDES_RX_UCDR_SVS_SO_GAIN_HALFQSERDES_V6_COM_PLL_IVCOQSERDES_COM_CLK_SELECTQSERDES_COM_PLL_RCTRL_MODE1QSERDES_TX_LANE_MODEQSERDES_RX_UCDR_FASTLOCK_FO_GAINQSERDES_V3_COM_VCO_TUNE2_MODE0QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL4QSERDES_V5_RX_RX_TERM_BWQSERDES_V4_RX_UCDR_PI_CONTROLSQSERDES_V4_RX_RX_MODE_10_HIGH4QPHY_V2_PCS_UFS_RX_SYM_RESYNC_CTRLQSERDES_V6_COM_LOCK_CMP2_MODE0QSERDES_UFS_V6_TX_LANE_MODE_1QSERDES_UFS_V6_RX_EQ_OFFSET_ADAPTOR_CNTRL1phy initialization timed-out QSERDES_COM_VCO_TUNE_CTRLQSERDES_COM_DIV_FRAC_START2_MODE0QSERDES_V5_TX_PWM_GEAR_4_DIVIDER_BAND0_1QSERDES_V5_RX_RX_MODE_00_HIGH2QSERDES_V4_RX_UCDR_FASTLOCK_COUNT_LOWQSERDES_V4_RX_RX_OFFSET_ADAPTOR_CNTRL2QPHY_V4_PCS_UFS_TX_MID_TERM_CTRL1QSERDES_RX_UCDR_SVS_SO_GAINQSERDES_V6_COM_PLL_CCTRL_MODE0QSERDES_UFS_V6_RX_MODE_RATE2_B6QSERDES_V6_COM_CMN_IETRIMQSERDES_RX_SIGDET_DEGLITCH_CNTRLQSERDES_V3_COM_LOCK_CMP1_MODE1QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE2_MODE1QSERDES_V5_TX_PWM_GEAR_2_DIVIDER_BAND0_1QSERDES_V5_RX_RX_EQ_OFFSET_ADAPTOR_CNTRL1QSERDES_V5_RX_RX_MODE_01_HIGH2QSERDES_V4_COM_CP_CTRL_MODE0qmp_ufs_clk_release_providerQSERDES_COM_DIV_FRAC_START3_MODE1QSERDES_V3_COM_INTEGLOOP_GAIN1_MODE1QSERDES_V3_RX_SIGDET_LVLQSERDES_V5_COM_PLL_CCTRL_MODE1QSERDES_V5_COM_LOCK_CMP2_MODE1QSERDES_V4_COM_LOCK_CMP_ENQSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE0QSERDES_V4_COM_LOCK_CMP1_MODE1QSERDES_V4_TX_PWM_GEAR_2_DIVIDER_BAND0_1QSERDES_V4_TX_PWM_GEAR_3_DIVIDER_BAND0_1QSERDES_V4_RX_UCDR_SO_GAINQSERDES_V4_RX_RX_MODE_00_HIGH3QPHY_V4_PCS_UFS_TX_LARGE_AMP_DRV_LVLQPHY_V2_PCS_UFS_RX_MIN_STALL_NOCONFIG_TIME_CAPQSERDES_V6_COM_CMN_CONFIG_1QSERDES_COM_INTEGLOOP_GAIN1_MODE0QSERDES_COM_INTEGLOOP_GAIN1_MODE1QSERDES_COM_VCO_TUNE2_MODE1QSERDES_TX_HIGHZ_TRANSCEIVEREN_BIAS_DRVR_ENQSERDES_RX_RX_INTERFACE_MODEQSERDES_V3_COM_LOCK_CMP_ENQSERDES_V3_COM_INTEGLOOP_GAIN0_MODE1QSERDES_V3_COM_VCO_TUNE2_MODE1QPHY_V3_PCS_UFS_TX_SMALL_AMP_DRV_LVLQPHY_V3_PCS_UFS_RX_MIN_HIBERN8_TIMEQPHY_V3_PCS_UFS_MULTI_LANE_CTRL1QSERDES_V4_COM_DEC_START_MODE1QSERDES_V4_RX_DCC_CTRL1QPHY_V4_PCS_UFS_TX_HSGEAR_CAPABILITYQSERDES_UFS_V6_RX_MODE_RATE3_B8QSERDES_UFS_V6_RX_MODE_RATE4_B6QPHY_V6_PCS_UFS_PCS_CTRL1failed to get UFS reset: %d QSERDES_COM_CORECLK_DIVQSERDES_V3_COM_CLK_SELECTQSERDES_V3_COM_HSCLK_SELQSERDES_V3_COM_CP_CTRL_MODE0QSERDES_V3_TX_RES_CODE_LANE_OFFSET_RXQSERDES_V3_RX_UCDR_SO_SATURATION_AND_ENABLEQSERDES_V5_COM_CP_CTRL_MODE1QSERDES_V5_TX_RES_CODE_LANE_OFFSET_TXQSERDES_V5_RX_UCDR_SO_GAINQPHY_V5_PCS_UFS_TX_LARGE_AMP_DRV_LVLQSERDES_UFS_V6_RX_MODE_RATE_0_1_B0QSERDES_V6_COM_LOCK_CMP1_MODE1QSERDES_UFS_V6_RX_DLL0_FTUNE_CTRLQSERDES_UFS_V6_RX_UCDR_SO_SATURATIONQSERDES_UFS_V6_RX_UCDR_PI_CTRL1failed to enable regulators, err=%d QSERDES_COM_PLL_RCTRL_MODE0QSERDES_RX_RX_EQ_GAIN2_MSBQSERDES_V3_COM_PLL_CCTRL_MODE0QSERDES_V3_COM_VCO_TUNE1_MODE0QSERDES_V3_RX_UCDR_FASTLOCK_FO_GAINQSERDES_V3_RX_RX_MODE_00QSERDES_V5_COM_HSCLK_SELQSERDES_V5_RX_SIGDET_DEGLITCH_CNTRLQSERDES_V5_RX_UCDR_FO_GAINQPHY_V5_PCS_UFS_BIST_FIXED_PAT_CTRLQSERDES_V4_COM_LOCK_CMP2_MODE0QSERDES_V4_RX_UCDR_FASTLOCK_FO_GAINQSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL3QPHY_V2_PCS_UFS_TX_LARGE_AMP_DRV_LVLQSERDES_COM_BG_TIMERQSERDES_COM_LOCK_CMP_ENQSERDES_COM_CORE_CLK_ENQSERDES_V3_COM_CMN_CONFIGQSERDES_V5_RX_DCC_CTRL1QPHY_V5_PCS_UFS_RX_SIGDET_CTRL1QSERDES_V4_COM_CP_CTRL_MODE1QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE2_MODE1QSERDES_V4_RX_RX_TERM_BWQSERDES_V4_RX_RX_IDAC_MEASURE_TIMEQSERDES_V4_RX_RX_MODE_00_HIGH2QPHY_V4_PCS_UFS_MULTI_LANE_CTRL1QSERDES_V4_RX_GM_CALQSERDES_UFS_V6_RX_MODE_RATE2_B3QPHY_V6_PCS_UFS_RX_HS_G5_SYNC_LENGTH_CAPABILITYQPHY_V6_PCS_UFS_RX_HSG5_SYNC_WAIT_TIMEQSERDES_COM_LOCK_CMP1_MODE0QSERDES_V3_COM_CORE_CLK_ENQSERDES_V3_RX_RX_TERM_BWQSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL3QSERDES_V5_COM_BIN_VCOCAL_CMP_CODE1_MODE0QSERDES_V5_TX_PWM_GEAR_3_DIVIDER_BAND0_1QSERDES_V5_TX_TRAN_DRVR_EMP_ENQSERDES_V5_RX_SIGDET_CNTRLQSERDES_V4_RX_SIGDET_LVLQSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL4QPHY_V4_PCS_UFS_PLL_CNTLQSERDES_V6_COM_LOCK_CMP_ENQSERDES_V6_COM_DEC_START_MODE0QSERDES_UFS_V6_RX_MODE_RATE3_B3QPHY_V6_PCS_UFS_TX_POST_EMP_LVL_S5%s::rx_symbol_1QSERDES_COM_DEC_START_MODE1QSERDES_V4_RX_SIGDET_DEGLITCH_CNTRLQSERDES_RX_UCDR_SO_SATURATION_AND_ENABLEQSERDES_UFS_V6_RX_MODE_RATE_0_1_B3QSERDES_UFS_V6_RX_UCDR_FASTLOCK_COUNT_HIGH_RATE4ufsphyQSERDES_RX_RX_EQ_GAIN1_LSBQSERDES_RX_RX_EQ_GAIN1_MSBQSERDES_V5_RX_RX_MODE_01_LOWQSERDES_V5_RX_RX_MODE_10_HIGH3QPHY_V5_PCS_UFS_RX_MIN_HIBERN8_TIMEQSERDES_V4_COM_SYSCLK_EN_SELQSERDES_V4_COM_BIN_VCOCAL_HSCLK_SELQSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL2QSERDES_V4_RX_RX_MODE_10_HIGHQPHY_V6_PCS_UFS_PLL_CNTLQSERDES_V6_COM_CMN_IPTRIMQSERDES_V6_COM_PLL_IVCO_MODE1QSERDES_COM_CP_CTRL_MODE1QSERDES_V3_COM_LOCK_CMP2_MODE0QSERDES_V3_TX_RES_CODE_LANE_OFFSET_TXQSERDES_V5_COM_PLL_RCTRL_MODE0QSERDES_V5_RX_RX_MODE_01_HIGH4QSERDES_V4_RX_RX_MODE_00_HIGH4QSERDES_V4_RX_RX_MODE_10_HIGH2QPHY_V6_PCS_UFS_RX_SIGDET_CTRL2QSERDES_V6_COM_CP_CTRL_MODE0QSERDES_UFS_V6_RX_VGA_CAL_MAN_VALQSERDES_UFS_V6_RX_RX_EQU_ADAPTOR_CNTRL4QSERDES_UFS_V6_RX_MODE_RATE4_B2QSERDES_COM_INTEGLOOP_GAIN0_MODE0QSERDES_V5_COM_BIN_VCOCAL_HSCLK_SELQSERDES_V5_TX_LANE_MODE_3QPHY_V5_PCS_UFS_TX_SMALL_AMP_DRV_LVLQPHY_V5_PCS_UFS_DEBUG_BUS_CLKSELQSERDES_V4_COM_PLL_RCTRL_MODE1QPHY_V4_PCS_UFS_TIMER_20US_CORECLK_STEPS_MSBQPHY_V6_PCS_UFS_TX_HSGEAR_CAPABILITYQSERDES_COM_PLL_CCTRL_MODE0QSERDES_COM_LOCK_CMP3_MODE1QSERDES_V4_COM_PLL_IVCOQSERDES_V4_RX_RX_MODE_01_HIGHQPHY_V2_PCS_UFS_TX_LARGE_AMP_POST_EMP_LVLQSERDES_V6_COM_PLL_RCTRL_MODE0QSERDES_V6_COM_LOCK_CMP2_MODE1QSERDES_COM_SYSCLK_EN_SELQSERDES_COM_VCO_TUNE_TIMER2QSERDES_V3_COM_BIAS_EN_CLKBUFLR_ENQSERDES_V5_COM_VCO_TUNE_MAPQSERDES_V5_COM_LOCK_CMP1_MODE0QSERDES_V5_TX_PWM_GEAR_1_DIVIDER_BAND0_1QSERDES_V5_RX_SIGDET_LVLQSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL3QSERDES_V5_RX_RX_MODE_01_HIGH3QPHY_V5_PCS_UFS_RX_SIGDET_CTRL2QSERDES_V4_COM_PLL_CCTRL_MODE0QSERDES_V4_RX_RX_MODE_10_LOWQSERDES_UFS_V6_TX_FR_DCC_CTRLQPHY_V6_PCS_UFS_RX_HSGEAR_CAPABILITYQSERDES_UFS_V6_RX_MODE_RATE4_B3QPHY_V6_PCS_UFS_TX_POST_EMP_LVL_S4QPHY_V6_PCS_UFS_TX_POST_EMP_LVL_S7Invalid PHY submode %d QSERDES_COM_LOCK_CMP3_MODE0QSERDES_V5_RX_RX_MODE_10_HIGH2QSERDES_V4_COM_LOCK_CMP2_MODE1QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE1QSERDES_V4_RX_UCDR_SO_SATURATION_AND_ENABLEQSERDES_V4_RX_RX_MODE_01_LOWQPHY_V4_PCS_UFS_TIMER_20US_CORECLK_STEPS_LSBQSERDES_UFS_V6_TX_RES_CODE_LANE_OFFSET_TXQSERDES_V6_COM_CP_CTRL_MODE1QSERDES_COM_BIAS_EN_CLKBUFLR_ENQSERDES_COM_HSCLK_SELQSERDES_COM_DIV_FRAC_START3_MODE0QSERDES_RX_SIGDET_CNTRLvdda-pllQSERDES_V3_COM_VCO_TUNE_INITVAL1QSERDES_V3_COM_PLL_CCTRL_MODE1QSERDES_V3_RX_RX_EQU_ADAPTOR_CNTRL2QSERDES_V5_RX_UCDR_PI_CTRL2QSERDES_V5_RX_RX_EQU_ADAPTOR_CNTRL4QSERDES_V5_RX_RX_MODE_00_HIGH3QSERDES_V4_COM_VCO_TUNE_MAPQSERDES_V4_TX_TRAN_DRVR_EMP_ENQPHY_V4_PCS_UFS_TX_PWM_GEAR_BANDQPHY_V4_PCS_UFS_RX_HSGEAR_CAPABILITYQSERDES_COM_PLL_IVCOQPHY_V2_PCS_UFS_RX_MIN_HIBERN8_TIME%s::tx_symbol_0QSERDES_COM_VCO_TUNE1_MODE1QSERDES_RX_RX_EQ_GAIN2_LSBQSERDES_V3_COM_INTEGLOOP_GAIN0_MODE0QSERDES_V3_COM_VCO_TUNE1_MODE1QSERDES_V3_RX_SIGDET_DEGLITCH_CNTRLQPHY_V5_PCS_UFS_MULTI_LANE_CTRL1QSERDES_V4_COM_BIN_VCOCAL_CMP_CODE1_MODE0QSERDES_V4_RX_RX_MODE_01_HIGH2QPHY_V4_PCS_UFS_TX_SMALL_AMP_DRV_LVLQPHY_V4_PCS_UFS_DEBUG_BUS_CLKSELQSERDES_UFS_V6_RX_MODE_RATE3_B5QSERDES_COM_CORECLK_DIV_MODE1QSERDES_COM_VCO_TUNE1_MODE0QSERDES_V3_RX_UCDR_SVS_SO_GAIN_QUARTERQSERDES_V5_RX_UCDR_SO_SATURATION_AND_ENABLEQSERDES_V5_RX_UCDR_FASTLOCK_COUNT_LOWQSERDES_V5_RX_RX_MODE_10_HIGHQSERDES_V4_RX_RX_MODE_00_LOWQPHY_V4_PCS_UFS_RX_SIGDET_CTRL2QPHY_V2_PCS_UFS_RX_SIGDET_CTRL2QSERDES_V6_COM_HSCLK_SEL_1QSERDES_UFS_V6_RX_MODE_RATE4_B0QPHY_V6_PCS_UFS_TX_POST_EMP_LVL_S6QSERDES_COM_CMN_CONFIGQSERDES_COM_CP_CTRL_MODE0QSERDES_COM_DIV_FRAC_START1_MODE1QSERDES_COM_LOCK_CMP1_MODE1QSERDES_V3_COM_VCO_TUNE_MAPQSERDES_V3_COM_LOCK_CMP1_MODE0QSERDES_V3_COM_PLL_RCTRL_MODE1QPHY_V3_PCS_UFS_RX_SYM_RESYNC_CTRLQSERDES_V5_COM_PLL_RCTRL_MODE1QSERDES_V4_RX_UCDR_PI_CTRL2QSERDES_V4_RX_RX_EQU_ADAPTOR_CNTRL1QSERDES_COM_BG_TRIMQSERDES_COM_VCO_TUNE_INITVAL2QPHY_V6_PCS_UFS_TX_LARGE_AMP_DRV_LVLQSERDES_UFS_V6_RX_MODE_RATE_0_1_B4QSERDES_COM_DEC_START_MODE0QSERDES_COM_LOCK_CMP2_MODE0QSERDES_COM_PLL_CCTRL_MODE1QSERDES_RX_SIGDET_LVLQSERDES_V3_COM_PLL_IVCOQSERDES_V5_RX_RX_MODE_10_LOWQSERDES_V4_COM_VCO_TUNE_INITVAL2QSERDES_V6_COM_VCO_TUNE_INITVAL2QSERDES_UFS_V6_RX_MODE_RATE_0_1_B6QSERDES_COM_VCO_TUNE_TIMER1QSERDES_COM_INTEGLOOP_GAIN0_MODE1QSERDES_V3_COM_BG_TIMERQSERDES_V3_COM_SVS_MODE_CLK_SELQSERDES_V3_COM_DEC_START_MODE0QSERDES_V3_RX_UCDR_PI_CONTROLSQSERDES_V5_RX_UCDR_FASTLOCK_FO_GAINQSERDES_V5_RX_RX_OFFSET_ADAPTOR_CNTRL2QSERDES_V5_RX_RX_MODE_10_HIGH4QSERDES_V4_COM_DEC_START_MODE0QPHY_V4_PCS_UFS_TX_HS_GEAR_BANDQSERDES_V6_COM_SYSCLK_EN_SELQSERDES_V6_COM_HSCLK_HS_SWITCH_SEL_1QSERDES_V6_COM_PLL_RCTRL_MODE1QSERDES_UFS_V6_RX_UCDR_PI_CONTROLSQSERDES_UFS_V6_TX_RES_CODE_LANE_OFFSET_RXfailed to create PHY: %d phy_qcom_qmp_ufsOv __platform_driver_registerP\platform_driver_unregister֤devm_kmallociof_device_get_match_datavdevm_clk_bulk_get_all@.devm_regulator_bulk_getv$Iof_get_next_available_childQdevm_platform_ioremap_resource؛=devm_of_iomap"of_node_getnJnesnprintfM __clk_hw_register_fixed_rate"kof_node_put0of_clk_hw_onecell_getof_clk_add_hw_provider'__devm_add_action33of_clk_del_providerVdevm_phy_created of_phy_simple_xlate__devm_of_phy_provider_registerV_dev_err__stack_chk_failO__devm_reset_control_getfKlreset_control_assertregulator_bulk_enableclk_bulk_preparepclk_bulk_enable)cclk_bulk_unprepare 8;regulator_bulk_disabled !reset_control_deassertK}Gclk_bulk_disablee?ktime_get ]usleep_range_state!rklog_read_mmio^ log_post_read_mmio+@log_write_mmio$ 9~ >09~889~9~+99H9q9: :'8:5P:h:4:::o%: :L:8,;(;@;,X;p;;N;r;E; ;7 <r*<x 0<hH<`<x<%</"<)<Z <b < $= = 8=P=h=*==;)==`)=_=>(>o%@>8,X>p>,>E> >7 >r*>x ?h?0?H?%`?/"x?)?b ?~?~ ?~`!?~8"?~%?~p&H@~&X@~&h@~8(@~@~@~@~BA~FA~F A~XH0A~0IA~B~B-+0B"HB `BxB,&BNBL&BB)BcC C~8C{PChC-C"CCC,CCDb&(DD+@DXD!pD DDD)DD4D-E$E0E^+HE`EFxEFE3 E*-E.EfE2(F F+8FPF!hF'Fx,F F,FFO FF-G&(G@G0XGd pGGGGN(GGH H0HHHX`H8xH*H)HHHHM"I I'8IPI~`I~-pI~9I~0:I~`=I~x4I~4J~JJ~88`J~pJ~+Jo%J8,JJ,JT,KK0KNHKy `KExK K7 Kr*Kx KhKL L%8L/"PL)hLb L~L~ L~`!L~8"L~%L~p& M~&0M~&@M~8(M~M~M~M~ M~`!M~8"M~%N~p&XN~&hN~&xN~8(N~N~O~N O~@P0O~HQ@O~xQPO~R`O~RO~RO~SO~SO~T P~0P~NHPS/`P(xP*Pp/PP-PPw"Q Q@8QBPQahQ%QYQQ_QQ-QR(R@R XR)pRR! R,R R R S S 0SA HS`S&xS/S SS"S*$S^ T T!8TH$PT~N`T~UpT~HQT~xQT~RT~RT~VT~SU~SU~`W U~W@U~XPU~@Y`U~pU~NUS/U(U*Up/UV-V0Vw"HV`V@xVBV V VA VV&W/ W 8WPW"hWW!WH$W WWWA X+(X@XXX/pXXXPX~X^ Xm$Y Y20YHY`YxY Y~NY~ZY~\Y~0]Y~0`PZ~aZ~PaZ~Z~NZS/Z(Z*[p/([@[ X[(p[[[ [-[[A \w"\0\@H\B`\x\&\/\ \\"\a]% ]/8]YP]+h]]]/]]]P]~^^ (^ @^X^_p^^^,^-^^__ 0_)H_`_*x_ _ _m$_ _*_O` `8` P` h`R`,`! `$`` +`$a(a!@aH$Xapa!aH$aa a{ha{ a{ 8b{( PAndroid (12701618, +pgo, +bolt, +lto, +mlgo, based on r536225) clang version 19.0.1 (https://android.googlesource.com/toolchain/llvm-project b3a530ec6537146650e42be89f1089e9a3588460)|H}t{{H{h,{ h{ { { {  0369:;<=">?@C#DEFGHI$JKLMNOPQ%RST&UVWXYZ[\']^_`a()bcdef*g+,hi-jklmnopqr.stuvwx/yz{|}~BC  !"#$%&'()*+,-./012p  b  @X  H/axn D H h\ dhW P | LR     P\   R  ` h 888ZP(8+8Hh88l?8@86HI8$xL8M8O8HT8Y8) g   2] 2( Z ]_vPX0-+I`8H @h`!G8"xC%mp&&&8(i)g+3+ -@5P//H (3Px444880y9X0:0U`=> >B$F0FhXH90IJs N N@PWHQ06xQ1R`SRRSSTHUV`WHW`zX8@YHZ(F\H%0]0`aHyPax   ii$F  D b ;  'S ) '~ !)J'q) &1 ( && ( 6'> ]) (i *&|( && L( t& ( &) ( &T 6(^&g( & (x &  ( H& n( &? (&R ( 2& X(    `$  k ˜( , B  $' & )  l}]?  b uy  u $ Qd.note.gnu.property.note.Linux.rela.exit.text.rela.init.text.rela.text.comment.init.plt.rela.altinstructions__versions.modinfo.note.GNU-stack.llvm_addrsig.text.ftrace_trampoline.rela.init.eh_frame.rela.gnu.linkonce.this_module.note.gnu.build-id.shstrtab.strtab.symtab.rela.rodata.rela.exit.data.rela.init.data.rela.data.BTF.rodata.str1.1msm8996_ufsphy_txsdm845_ufsphy_txsm6115_ufsphy_txsc7280_ufsphy_txsm8650_ufsphy_txsm8550_ufsphy_txsm8350_ufsphy_txsm8150_ufsphy_txsm8550_ufsphy_g4_txsm8350_ufsphy_g4_txsm8250_ufsphy_hs_g4_txsm8150_ufsphy_hs_g4_txmsm8996_ufsphy_rxsdm845_ufsphy_rxsm6115_ufsphy_rxsc7280_ufsphy_rxsm8650_ufsphy_rxsm8550_ufsphy_rxsm8350_ufsphy_rxsm8150_ufsphy_rxsm7150_ufsphy_rxsm8550_ufsphy_g5_rxsm8550_ufsphy_g4_rxsm8350_ufsphy_g4_rxsc7280_ufsphy_hs_g4_rxsm8250_ufsphy_hs_g4_rxsm8150_ufsphy_hs_g4_rxof_node_putufsphy_v6_regs_layoutufsphy_v5_regs_layoutufsphy_v4_regs_layoutufsphy_v3_regs_layoutufsphy_v2_regs_layoutreset_control_deassertreset_control_assertqmp_ufs_lanes_init__devm_reset_control_get__kcfi_typeid_of_clk_hw_onecell_getdevm_regulator_bulk_getktime_getof_node_getqmp_ufs_offsetsqcom_qmp_ufs_phy_ops____versions__start_alloc_tags__stop_alloc_tagsmsm8996_ufsphy_serdessm8475_ufsphy_serdessdm845_ufsphy_serdessm6115_ufsphy_serdessm8650_ufsphy_serdessm8550_ufsphy_serdessm8350_ufsphy_serdessm8150_ufsphy_serdessdm845_ufsphy_hs_b_serdessm6115_ufsphy_hs_b_serdessm8550_ufsphy_hs_b_serdessm8350_ufsphy_hs_b_serdessm8150_ufsphy_hs_b_serdessm8550_ufsphy_g5_serdessm8475_ufsphy_g4_serdessm8550_ufsphy_g4_serdessdm845_ufsphy_pcssm6115_ufsphy_pcssc7280_ufsphy_pcssm8650_ufsphy_pcssm8550_ufsphy_pcssm8350_ufsphy_pcssm8150_ufsphy_pcssm7150_ufsphy_pcssm8650_ufsphy_g5_pcssm8550_ufsphy_g5_pcssm8475_ufsphy_g4_pcssm8650_ufsphy_g4_pcssm8550_ufsphy_g4_pcssm8350_ufsphy_g4_pcssm8150_ufsphy_hs_g4_pcs_dev_errqmp_ufs_driverplatform_driver_unregister__platform_driver_register__devm_of_phy_provider_registerof_clk_add_hw_providerof_clk_del_providerqmp_ufs_clk_release_providerdevm_of_iomaplog_post_write_mmiolog_write_mmiolog_post_read_mmiolog_read_mmio__devm_add_actiondevm_clk_bulk_get_all__stack_chk_failwritelreadlqmp_phy_vreg_lsc8280xp_ufsphy_cfgsa8775p_ufsphy_cfgmsm8996_ufsphy_cfgsm8475_ufsphy_cfgsdm845_ufsphy_cfgsm6115_ufsphy_cfgsc7280_ufsphy_cfgsm8650_ufsphy_cfgsm8550_ufsphy_cfgsm8450_ufsphy_cfgsm8350_ufsphy_cfgsm8250_ufsphy_cfgsm8150_ufsphy_cfgsm7150_ufsphy_cfgsnprintfusleep_range_state__clk_hw_register_fixed_rate__kcfi_typeid_of_phy_simple_xlatedevm_phy_createclk_bulk_unprepareclk_bulk_prepareinit_module__this_modulecleanup_module__mod_of__qmp_ufs_of_match_table_device_tableqmp_ufs_disableregulator_bulk_disableclk_bulk_disableqmp_ufs_enableregulator_bulk_enableclk_bulk_enableqmp_ufs_set_modedevm_platform_ioremap_resourceqmp_ufs_probeof_get_next_available_childdevm_kmallocof_device_get_match_data__UNIQUE_ID_alias569__UNIQUE_ID_alias559__UNIQUE_ID_alias549__UNIQUE_ID_alias539_note_19$d.19$d.9__UNIQUE_ID_alias568__UNIQUE_ID_alias558__UNIQUE_ID_alias548__UNIQUE_ID_alias538_note_18$d.18$x.8$d.8__UNIQUE_ID_alias567__UNIQUE_ID_alias557__UNIQUE_ID_alias547__UNIQUE_ID_alias537$d.17$d.7qmp_ufs_offsets_v6__UNIQUE_ID_alias566__UNIQUE_ID_alias556__UNIQUE_ID_alias546__UNIQUE_ID_alias536$x.16$x.6__UNIQUE_ID_license785__UNIQUE_ID_alias565__UNIQUE_ID_alias555__UNIQUE_ID_alias545__UNIQUE_ID_depends535$d.15$d.5__UNIQUE_ID_description784__UNIQUE_ID_alias564__UNIQUE_ID_alias554__UNIQUE_ID_alias544__UNIQUE_ID_scmversion534$x.14$x.4__UNIQUE_ID_author783__UNIQUE_ID_alias573__UNIQUE_ID_alias563__UNIQUE_ID_alias553__UNIQUE_ID_alias543__UNIQUE_ID_intree533$d.13$d.3__UNIQUE_ID___addressable_cleanup_module782__UNIQUE_ID_alias572__UNIQUE_ID_alias562__UNIQUE_ID_alias552__UNIQUE_ID_alias542__UNIQUE_ID_name532__UNIQUE_ID_vermagic532$d.22$x.12$x.2$d.2__UNIQUE_ID___addressable_init_module781__UNIQUE_ID_alias571__UNIQUE_ID_alias561__UNIQUE_ID_alias551__UNIQUE_ID_alias541$d.31$d.21$d.11$d.1__UNIQUE_ID_alias570__UNIQUE_ID_alias560__UNIQUE_ID_alias550__UNIQUE_ID_alias540$d.30$d.20$x.10   a% 89!@m%%%%% % rP@ %u  Å% Ӆ%N1 N`N YaN0څ%N@ޅ%NP % @Ӆ%%@` d!Yad!@1 %% %77 x+@ %K. $ %#&"2  *%:%H%X%n%%%x݅@Ӆ%1 %`@Yaڅ%ޅ%EAa@Je%dLa@ *& '&% 'ӆ% i% i %%%  % U% 0qmp_phy_cfgmax_supported_geartblstbls_hs_btbls_hs_overlayvreg_listnum_vregsno_pcs_sw_resetqmp_ufs_offsetsserdestx2rx2qmp_phy_cfg_tblsserdes_numpcs_nummax_gearqmp_phy_init_tbllane_maskqphy_reg_layoutQPHY_SW_RESETQPHY_START_CTRLQPHY_PCS_READY_STATUSQPHY_PCS_POWER_DOWN_CONTROLQPHY_LAYOUT_SIZEqmp_ufspcs_miscufs_resetqmp_ufs_clk_release_providerqmp_ufs_disableqmp_ufs_enableqmpqmp_ufs_lanes_initqmp_ufs_probeqmp_ufs_set_modec@ PPY T!"(8E`d @@8 !500@8x! %( @H! ^@0!# @b@(XP!@`s;@!0hs+@!ps[2Pz0K@H!K0@!Lo@@@0!t@ 0$ pp#`-j.#V=