ELF 9 @ @ $ ! regmap (
zR | 0 | D-D0L 0
T 0L D- ( L , T-DD D D D- 8 x d D-DP 0
P D-D , D-D H H D- H D-D`X `
`X D-D , 0 D-D H H D- H ` D-D`X `
`X D-D H D-D`X `
`X D-D H D-D`X `
`X D-D H D D-D`X `
`X D-D H D-D`X `
`X D-D L D-D\ `
\ D-D L , D-D\ `
\ D-D D | x D-DX P
p X D-D H D-D`X `
`X D-D H D-D`X `
`X D-D L \ ` D-D\ `
\ D-D L D-D\ `
\ D-D L D-D\ `
\ D-D < L D-DT @
p T D-D H D-D`X `
p `X D-D H D-D`X `
`X D-D L $ D D-D\ `
\ D-D @ t D-DT @
L T D-D L D-D\ `
\ D-D H t D-D`X `
8 `X D-D H T @ D-D`X `
x `X D-D , D-D H H D- H D-D`X `
`X D-D H @ D-D`X `
`X D-D H h 0 D-D`X `
`X D-D H 8 D-D`X `
`X D-D L | D-D\ `
\ D-D D P D-DX P
X D-D , D-D H H D- L D-D\ `
X \ D-D ,
D-D H H D- L H
D-D\ `
\ D-D 8
D-DP 0
P D-D L
x D-D\ `
d \ D-D @ $ < D-DT @
T D-D L h P D-D\ `
t \ D-D , D-D H H D- L h D-D\ `
x \ D-D D 8 D-DPT P
d PT D-D ( D-DD D D D- H 4 < D-DPT P
PT D- (
<
F?#{ O ! RRR ` ! ? T *> `OB @{è#_IJ @( @ ?#{ {#_IJ?#{WOA8 ! C 'R * h R ?u hr" T R '@ * H Ru hr 5 * h Ru hr 5#D) Ru jr k T@ A R@? q@9u kr
k! TA8 C_
TOYWX{W#_ ! )@ @ * + ! # |@ " R # ! # |@ " R #
J ! " R + ' ? q ) ' ! " R # Ї2?#{ @ ) 3h Th@
q T ) #yh h@
q T ) $yh h2@9 ) f
@ B q R @{¨#_IJ?#{og_WO A8 ! C'R $@ >==R @ ? k(=R{ hr Tzv @ (* / =R{ hr` 5zv/@{ ur k T{ xrH9 6{ zrH9H 5 2 TN ) (@ |@# ! " R # |@ ! " R
J # ! " R
J # H%@J @ ! " R
J # H%@J @ ! " R \@ @7@R)*X@Ry@R @R @iy*C\ @)*J C @iY*\)* @ @J iY*\)* @ @J
iY*])* @ @J iY*C])*C @ @J iY*])* @ @J iY*])* @ @J iY*^)* @ @J! iY*C^)*C @ @J% iY*^)* @ @J) iY*^)* @@J- Y* 2 T Tzu @ (* / { wr 5zu/@{ xr k T{ yrH9H 6{ zrH9h4
J # H%@J @ ! " R # |@ ! " R
J # ! " R
J # H%@J @ ! " R A8 C_ A TOEWD_CgBoA{ƨ#_ ! )@ @ # *
J ! H%@J @ # " R ! |@ # " R IJ?#{og_WO CA8 ! C 'R >=<;:9 ?& 9 !R ?y hr
T R *R #Ry hr@ 5 Z [#R * y {r 5 2 T |@ " R k # #Ry hry|z?먧}@K L~{ M J`L!
T $R @ A@? qiv8y xr
k T 2 T
? q " R _ # A8 C_ TCOEWD_CgBoA{ƨ#_ ! )@ @ * + ! # |@ " R # # ! 'R " R IJ?#{og_WO CA8 ! C 'R >=<;:9 z% %R ?x hr
T R Z &R "{u* x {r 5 2 T |@ " R k # *R 'Rx hr@
5('Rx hry|z?먧}@K L~{ M J`L!
T 'R @ A@? qiv8x yr
k T 2 T
? q " R _ # A8 C_ TCOEWD_CgBoA{ƨ#_ ! )@ @ * + ! # |@ " R # # ! 'R " R IJ?#{og_WO A8 ! C 'R >=<;:9876543210 $ 9 )R ?y hr T #Rc ( J ҡcѨR'g)B#-)+h)Ch Ҩ Ҩ'i) Ҩ ҨB+j)C ҨҨ'k) (Ҩ HҨB+l) C hҨ >) +Ry hr@ 5 Z +R * y {r 5 2 T |@ " R k # ,Ry hrpsq?먧t@K Lur M J`L!
T ,R @ A@? qiv8y xr
k T 2 T
? q " R _ # A8 C_ T OEWD_CgBoA{ƨ#_ ! )@ @ * + ! # |@ " R # # # ! 'R " R IJ?#{og_WO CA8 ! C 'R >=<;:9876 # h.R ?x hr
T R Z /R "{u*u{5 x |r 5 2 T |@# " R ѢR /Rx hr@
50Rx hr/v+y7w?'z@K L/{3x M J`L!
T 0R @'A@? qiv8x yr
k T 2 T
? q# " R A8 C_ TCOEWD_CgBoA{ƨ#_ ! )@ @ # * ! |@ # " R ! R # " R IJ?#C{og_WO A8 ! C 'R ' R + " BR ?x hrb T R @ * 9 @DR ? 9 @? 9 @? 9 @?
9 @? 9 @? 9 @? 9 @? 9 @?! 9 @?% 9 @?) 9 @ - 9'@ q* qx zrk T 2 qAT q q" R g # DR @ @iv8x yr k T 2 T
" R _ # A8 C_ a TO\W[_ZgYoX{WC#_ ! )@ @ * + IJ?#{og_W O A8 ! C 'R / 3 P" 9 hFR @y hrh
T@ *{HR @ :HR ? 9 @? 9 @? 9 @?
9 @? 9 @? 9 @? 9 @? 9 @?! 9 @?% 9 @?) 9@ - 9 q * qy zrk T 2 q` T'A qT * y {r4 # |@ !
q # q" R IRy hr@@@9 5A8 C_ a TO]W\_[gZoY{X#_ ! )@ @ # * ! )@ @ # " R IJ?#{g_ W O A8 ! C 'R >=< R ! JR ?v hr T *R KRv hr 5@KR@v ir |
-@}_ )A`L M 1B~@N KM T YLR @ A@? qiw8v yr
k T 2 T
? q " R c # A8 C_ A TO^W]_\g[{Z#_ ) ! ' 'R " R ! )@ @ * + ! # |@ " R # IJ?#{ g_WO A8 ! C 'R >=< R +! (NR @v hrh T@ 9 NR A@? qiw8v zr
k T@ i78 2 aT ? q " R g # @ *R ORv hr 5@ORv ir |
-@}_ )A`L M 1B~@N KM! T YPR @ A@? qiw8v yr
k T 2 T
? q " R c # A8 C_ TOE @WD_CgB{ƨ#_ ) ! ' 'R " R ! )@ @ * + ! # |@ " R # @ IJ?#{og_WO A8 ! C 'R >=<; R 7 Z hRR ?z hr Tc *R (SRz hr 5[[ J R ( i B R#;)=) hTRz hr 5 k TURc
|URUR UR 9 " R
k { 3
T q` T q Tz tr@ @)i{8 6@z{ y{H z |r?kT # ! z wr@ @)i{8 5@z{y{z xr k T# ! %@# @ ! " R @
k &@#
@" R @
k A8 C_ ! TOEWD_CgBoA{ƨ#_ ! )@ @ # * ! |@ # " R M ! |@ # " R O IJ?#{og_W O A8 ! C 'R / RI R #R G D { (YR @{ hrH T [RwZRZRZRZR
J # H%@J @ ! " R 2 @ T@ *@ i58 @ i58 { 7[Rhr 5@/@*[Ryu{ jr k T'A@? qiu8{
kj[Rjr T/@* [R{ hr
5{ zr@ @iu87
J # H%@J @ ! wr@
4/@* { |r@ 4{ vr@ @)iu8i 5{ yr @iu8h4 # |@ ! " R @
J # ! " R @? q ) # ! " R # |@ ! " R # # ! " R } # # ! " R }
J # H%@J @ ! " R @A8 C_ a TO]W\_[gZoY{X#_ ! )@ @ # * IJ?#{og_W O A8 ! C 'R / ) R7
@ k ' (bR ?w hrb T
@) kB T@*@_(8* @_(8 @ k#T @ cRw hr 5@
@ *H @ i)8H @@ i)8@ (dRw hr 5HdRw hrH @@ii8 6hdRw hrH @)@ ii8 6
@ * i)8H @@ i)8@@! HeRw hr 5heRw hrH @@ii8H 6eRw hrH @)@ ii8 6
@ i)8H@@ i)8@ (fRw hr 5HfRw hrH @@ii8H 6hfRw hrH@)@ii8! 6H @
@ i)8H@@ i)8@@! HgRw hr! 5hgRw hrH @@ii8" 6gRw hrH@)@ii8$ 6&@) k T 9 hR {
=< tR ?w hr T R
@ R uRw hr 5@
@
@ i)8
@
@ ?I(8
@
@ ?I(8
@
@
?I(8
@
@ ?I(8
@
@ ?I(8
@
@ ?I(8
@
@ ?I(8
@
@! ?I(8
@
@% ?I(8
@
@) ?I(8
@
@- ?I(8 @ } } } vRw hr` 5@
@w wRir` T|
-@}_ )A`L M 1B~@N KM T * 9 ZwR ; R @
@ @ Ii8w zr 6 3 qT " R g A8 C_ a TOEWD_CgBoA{ƨ#_ ) ! ' 'R " R ! )@ @ * + ! # |@ " R # S ! # |@ " R # @ IJ?#{og_WO A8 ! C'R $@ >=< HyR ?x hr"! TO@ RK5%Ț
@ R hzRx hr ! 5@
@! R @?i*8
@
@) _I)8
@
@) _I)8
@
@)
_I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@)! _I)8
@
@)% _I)8
@
@)) _I)8
@ @)- I)8 'z)/{) R(
)
':)*
+
+|)/;))
*
/})+<))
+
/~)+=))
+
+y)/>)
@)
*
'9) {Rx hr 5 * Z {R x {r@
@ @) Ii8 59 ?3 qT
H'@ J @" R ' @
@@x )|Rir@ T|
-@}_ )A`L M 1B~@N KM T * |Rx hr 5@
@@x )}Rir T|
-@}_ )A`L M 1B~@N KM T * 9 z}R x zr@
@ @ Ii8 6 2 qT
('@ * @" R ' A8 C_ A
TOEWD_CgBoA{ƨ#_ ) ! ' 'R " R ) ! ' 'R " R ! )@ @ * + ! # |@ " R # ! # |@ " R # / ! # |@ " R # ^ IJ?#C{og_WO A8 ! C'R $@ ' R e hR ?x hr" T R
@'@ HRx hr 5 @
@ @?i*8
@
@) _I)8
@
@) _I)8
@
@)
_I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@)! _I)8
@
@)% _I)8
@
@)) _I)8
@ @)- I)8 Rx hr 5 * Z R @
@? q @) Ii8x {r k T9 ?3 qaT
? q " R k # A( 4 * Z ;R @9 @) x {r 5A9 ?kT |@ " R k # @
@ @?i*8
@
@) _I)8
@
@) _I)8
@
@)
_I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@)! _I)8
@
@)% _I)8
@
@)) _I)8
@ @)- I)8 HRx hr 5 * 9 R x zr@
@ @ Ii8 5 2 qT
('@ * @" R ' A8 C_ TO\W[_ZgYoX{WC#_ ! )@ @ * + ! # |@ " R # ! # |@ " R # ' ! # |@ " R # IJ?#{_WOA8 ! C'R $@ ' R R ?v hrB T
@ Rv hr@ 5! R
@'@ " Rv hr 5 * @
@
@ i)8
@
@ ?I(8
@
@ ?I(8
@
@
?I(8
@
@ ?I(8
@
@ ?I(8
@
@ ?I(8
@
@ ?I(8
@
@! ?I(8
@
@% ?I(8
@
@) ?I(8
@
@- ?I(8 HRv hr@ 5Rv hr
@
@ )ih8I 6@'@)yhH ʇRv ?kjr T! R
@'@ HRv hr 5 * @
@
@ i)8
@
@ ?I(8
@
@ ?I(8
@
@
?I(8
@
@ ?I(8
@
@ ?I(8
@
@ ?I(8
@
@ ?I(8
@
@! ?I(8
@
@% ?I(8
@
@) ?I(8
@
@- ?I(8 (Rv hr 5HRv hr
@
@ )ih8 6@jR(yh'@v jr k TA8 C_ TOZWY_X{W#_ ! )@ @ * + ! # |@ " R # ) ! # |@ " R # ' ! # |@ " R # @P ! )@ @ " R +
@@ E
J ! " R + # @ ! # |@ " R # = ! # |@ " R # @f ! )@ @ " R +
@@ [
J ! " R + ' U IJ?#{og_W O A8 ! C'R $@ / / hR @x hr T * Z ;R
@ ! x {r 59 ?3 qT |@# " R R ! R * Z R
@/@? q! qx {rk T9 ?3 q!T q# ? q" R * @
@ @?i*8
@
@) _I)8
@
@) _I)8
@
@)
_I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@) _I)8
@
@)! _I)8
@
@)% _I)8
@
@)) _I)8
@ @)- I)8 Rx hr` 5 * 9 :R @
@ q @ Ii8x zr k T 2 qaT
q# " R A8 C_ A TO]W\_[gZoY{X#_ ! )@ @ # * ! |@ # " R IJ?#{og_WO A8 ! C'R $@ >=<;' R hR ?u hr T @cуR (Ru hr 5 @[ ѫ[B R
) ';)i #<)=) hRu hr 5 @ @ @?i*8 @
@) _I)8 @
@) _I)8 @
@)
_I)8 @
@) _I)8 @
@) _I)8 @
@) _I)8 @
@) _I)8 @
@)! _I)8 @
@)% _I)8 @
@)) _I)8 @ @)- I)8 (Ru hr 5 Rc֓RzRR " R 2 T @ u xr@ 5'@){wu vr ka T q` T
q T@ @
@ IIi8u zr 6 @@*{w YiH u {r?k@T
J #+ ! @ @
@ IIi8ꔀRu jri @@
R Yi){wu jr kT
J ! + ' # |@ ! " R #
J ! " R + ' qAT # ( R ! " R @ ! " R # ' @A8 C_ TOEWD_CgBoA{ƨ#_ ! )@ @ * + ! # |@ " R # ! # |@ " R # ! # |@ " R # IJ?#{og_WO A8 ! C'R $@ >=< R #4 hR @x hr T@
@уR (@ i)8
@)@ ?I(8
@)@ ?I(8
@)@
?I(8
@)@ ?I(8
@)@ ?I(8
@)@ ?I(8
@)@ ?I(8
@)@! ?I(8
@)@% ?I(8
@)@) ?I(8
@)@- ?I(8
@ hRx hr 5 * { R x |r
@(@I
ii8 5Z i)8_3 qT h'@# j @" R @
@(@I (@
@x Rir T3|
-@;}_ )A`L M 1B7~@N KMA T
@
Rx hr 5
@R Rx hr@ 5 Y ZR @
@? q@) )
Ii8'x zr k T9 ?' qAT
? q# '" R @
@@x iRir T3|
-@;}_ )A`L M 1B7~@N KM TA8 C_ a
TOEWD_CgBoA{ƨ#_ ) ! R # " R ) ! R # " R ! )@ @ # * ! |@ # " R @- ! |@ # " R _ ! |@ # " R Y Ї2?#{ @ ) 3h Th@
q T ) #yh h@
q T ) $yh h2@9 ) f
@ B q R @{¨#_IJ?#{og_WO A8 ! C'R $@ >=<;:9876543 h @ 蜀R @| hrS T@ 1@ T@ *
@_)8) @J ?
kCTCRC *7 RٞRh @R * | xr@ 5@@| yrI: T2@
-@:A_ )A`L M 1B6B@N KM T
b T ) R# ! " R # |@ ! " R h @ R 1 | yr@ @Ii8 5 2 T
J # H%@J @" R h @ R | yr@ @Ii8 5 2 T
J # H%@J @" R h @ R | yr@ @Ii8 5 2 T
J # H%@J @" R h @ R Q| yr@ @Ii8 5 2 T
J # H%@J @" R h @a HR| hr 9 5h @ ȠR| hr9 5 @ 1 T@ *
@_)
@_)8) @J ?
kTCC R| hr`8 5h @ xR 1 | xr@ @Ii8 5 2 T
J # H%@J @" R h @ xR | xr@ @Ii8 5 2 T
J # H%@J @" R h @ xR | xr@ @Ii8 5 2 T
J # H%@J @" R h @ xR Q| xr@ @Ii8 5 2 T
J # H%@J @" R * R 1 ! R R B C R # " R C B RR Zc T q`T q Th @# | ur@ @Ii8 69 ?3 T H$@# J@" R C B R ! 1 RA@
)@| vr)I4 T
5@+1@=A
*-AM@N*5B 9B`O@LN@Th @ إR a | xr@ @Ii8 5 2 T
J # H%@J @" R h @ yR @ Q?
1 @Ij8'| yr
k T 2 aT
?
1# '" R @R@| ir @ T 3y
-@;z_ )A`L M 1B7{@N KMA Th @( 4 * 8R | xr@ @v8 5h @ kT &@#
@" R ) R ! # " R h @(5A8 C_ T OEWD_CgBoA{ƨ#_ ! )@ @ # * ! |@ # " R * ! |@ # " R $ ! |@ # " R 0 IJ?#{og_WO A8 ! C'R $@ >=< R #
(R @w hr T@ @уR @ i)8 @@ ?I(8 @@ ?I(8 @@
?I(8 @@ ?I(8 @@ ?I(8 @@ ?I(8 @@ ?I(8 @@! ?I(8 @@% ?I(8 @@) ?I(8 @@- ?I(8 @ (Rw hr 5@ @w IRir T3|
-@;}_ )A`L M 1B7~@N KM T Z ܪR @i{y! " w |r 59 ?3 T |@# " R @ * (Rw hr 5 @
@ @?i*8 @
@) _I)8 @
@) _I)8 @
@)
_I)8 @
@) _I)8 @
@) _I)8 @
@) _I)8 @
@) _I)8 @
@)! _I)8 @
@)% _I)8 @
@)) _I)8 @ @)- I)8 Rw hr
5 * YR w yr@ @v8 5@ kT
'@#
@" R A8 C_ A TOEWD_CgBoA{ƨ#_ ) ! R # " R b ! )@ @ # * ! |@ # " R @- ! |@ # " R [ ! |@ # " R IJ?#{og_WO A8 ! C'R $@ >=< Z (R @w hrh T@ @уR @ i)8 @@ ?I(8 @@ ?I(8 @@
?I(8 @@ ?I(8 @@ ?I(8 @@ ?I(8 @@ ?I(8 @@! ?I(8 @@% ?I(8 @@) ?I(8 @@- ?I(8 @ (Rw hr` 5@ @w IRir@ T3|
-@;}_ )A`L M 1B7~@N KM T Z ܯR @i{y! " w |r 59 ?3 T |@# " R @ * (Rw hr 5@
@ @?i*8 @
@) _I)8 @
@) _I)8 @
@)
_I)8 @
@) _I)8 @
@) _I)8 @
@) _I)8 @
@) _I)8 @
@)! _I)8 @
@)% _I)8 @
@)) _I)8 @ @)- I)8 HRw hr
5 * R w yr@ @v8 5@ kT
'@#
@" R A8 C_ A TOEWD_CgBoA{ƨ#_ ) ! R # " R d ! )@ @ # * ! |@ # " R @/ ! |@ # " R ] ! |@ # " R IJ?#{og_WO A8 ! C'R $@ >=< R # R @w hrh T@ @уR @ i)8 @@ ?I(8 @@ ?I(8 @@
?I(8 @@ ?I(8 @@ ?I(8 @@ ?I(8 @@ ?I(8 @@! ?I(8 @@% ?I(8 @@) ?I(8 @@- ?I(8 @ Rw hr` 5@ @w Rir@ T3|
-@;}_ )A`L M 1B7~@N KM T Z 7 (R ?v hr T@ ) R #^x_Ac_x! R Z? qk}SL Z}Sh7= * HRv hr 5 *R Rv hr` 5 * (Rv hr@ 5/@IRv ir !7ka
T ! R Rv hr`
5/@Rv ir k TA8 C_ TO\W[_Z{YC#_ ! )@ @ M ! |@ # " R ! |@ # " R ! |@ # " R ) ! >@ ! |@ # " R ) ! # * IJ?#{og_ W O CA8 ! C'R x 7 R ?v hr& T @ c Rc @ ^8O@8?k Tc ! R ^8@9 k@T @! R ^8@9 k@T^8@9c k T! R ^8@9 k@T @! R ^8 @9 k@T^8"@9c k T ! R ^8"@9 k@T ! R ^8&@9 k@T! R c A R R (Rv hr 5^x R HRv hr 5@ 1 T *Rc RRR 7@^xv {r k! T@ kB T * v xr 5
Q? q TgA7@_ q T? q TzixRv jr) Z)}S kT
J # ! ; q`T@7@5@v yr k T
J # ! ( ? q Tzixv zr k T
J # ! # |@ ! " R
J # ! " R gA? q T^x) Z)}S xRv ir @^ @y^x?
k`Lz T 1@ T @ *
@_)8) @J ?
kCT * Rv hr
5(Rv hr\ @^ @y^x k@Kza TA8 C_
TO^W]_\g[oZ{Y#_ ! c R # " R @ 1!T ! c R # " R ! )@ @ # * ! |@ # " R ! |@ # " R ! |@ # " R Ї2?#{ @ ) 3h } Th@
q T ) #yh h@
q T ) $yh h2@9 ) f
@ B q R @{¨#_IJ?#{og_W O A8 ! C 'R / ) R7
@ k R hR ?w hr T @) (Rw hr 5@
@ *( @ i)8( @@ i)8@ Rw hr 5Rw hr( @@ii8 6Rw hr( @ @ ii8 6
@ * i)8( @@ i)8@@! Rw hr@ 5Rw hr( @@ii8h 6(Rw hr( @ @ ii8 6
@ i)8(@@ i)8@ Rw hr@ 5Rw hr( @@ii8h 6Rw hr(@ @ii8! 6( @
@ i)8(@@ i)8@@! Rw hr! 5Rw hr( @@ii8" 6(Rw hr(@ @ii8($ 6&@) k T R R { w }@yr@*@Hit8h 5w zr( @it8h 5@ k#T h'@# j @" R @'@#
@ ! " R A8 C_ a TO]W\_[gZoY{X#_ ! )@ @ # * ! |@ # " R # ! |@ # " R @$ ! )@ @ # " R @ ! )@ @ # " R @( @ ! |@ # " R @ ! )@ @ # " R @ ! )@ @ # " R @( @ ! |@ # " R @ ! )@ @ # " R @ ! )@ @ # " R @ ! |@ # " R @ ! )@ @ # " R @ ! )@ @ # " R ?#{g_WO $@ @ @( (@ 3@9)$9H 5@@ Q qR @H% RW~ RR @ ` @ A 4RR @r H 4 *@
@*) (* @ @J-_
k TZj * @ k#T @b@ @ T ! @ 4|@ u u `@ ODWC_BgA{Ũ#_ }?#{ {#_֝<@%@ @ k_֝ @ k T )@( k T !@)?k Az7_ R_֝ @ k T )@( kb T *_ R_?#{ _WO ()@$@ @ ) C+@*}ț+ ky q(})@)$
),9R @ RR @ ` @ RR @r 4 * zhxJ ZJ}S* @ k T (( }@*@_ q` T_ q T
7c T_ # Tzhx
7c T_ bT u u @H 5 @b@ @H T ! 4|@ `@ OD @WC_B{Ũ#_֝? q_>t? q_ description=Regmap KUnit tests license=GPL v2 name=regmap_kunit intree=Y scmversion=gcb019dda06f1 depends=kunit,regmap-ram,regmap-raw-ram vermagic=6.12.11-android16-0-gcb019dda06f1-ab12995838 SMP preempt mod_unload modversions aarch64 multi_write write_readonly raw_write_read_single maple map->cache_bypass config.cache_type != REGCACHE_NONE data->vals[i] rval[i] + 1 false regmap_bulk_write(map, reg, &val[rangeidx / 2], 12) read_bypassed_volatile raw_read_defaults regmap_write(map, 0, val) regmap_bulk_read(map, 0, rval, 12) i >= 3 && i <= 5 basic_read_write cache_drop_all_and_sync_no_defaults == rval[i] regmap_write(map, config.reg_defaults[i].reg, config.reg_defaults[i].def) regmap_write(map, param->from_reg + i, val) == 0 &val[4 / 2] rval != ((void *)0) regmap_write(map, 1, val_test) val_last cache_drop_all_and_sync_marked_dirty %s-%s%s @%#x i != 5 regmap_read(map, param->from_reg, &rval) regmap_read(map, param->from_reg + i, &val) regmap_bulk_read(map, param->from_reg, rval, 12) regcache_drop_region(map, 0, config.max_register) (( __u16)(__le16)(( __le16)val[i % 2])) regmap_read(map, param->from_reg + i, &rval) vals == ((void *)0) i == 2 data->vals[param->from_reg + 2] regcache_drop_region(map, param->from_reg + 3, param->from_reg + 5) 2 (( __u16)(__le16)(( __le16)rval[i])) val[i - 2] val[i] map->cache_only data->vals[param->from_reg + i] bulk_read multi_read data->read[i] regmap_write(map, test_range.selector_reg, test_range.range_max) regmap_write(map, test_range.range_min, 0) data->written[test_range.window_start] (__u16)(__builtin_constant_p(( __u16)(__be16)(( __be16)rval[i])) ? ((__u16)( (((__u16)(( __u16)(__be16)(( __be16)rval[i])) & (__u16)0x00ffU) << 8) | (((__u16)(( __u16)(__be16)(( __be16)rval[i])) & (__u16)0xff00U) >> 8))) : __fswab16(( __u16)(__be16)(( __be16)rval[i]))) (__u16)(__builtin_constant_p(( __u16)(__be16)(( __be16)val[i % 2])) ? ((__u16)( (((__u16)(( __u16)(__be16)(( __be16)val[i % 2])) & (__u16)0x00ffU) << 8) | (((__u16)(( __u16)(__be16)(( __be16)val[i % 2])) & (__u16)0xff00U) >> 8))) : __fswab16(( __u16)(__be16)(( __be16)val[i % 2]))) regmap_read(map, 0, &rval) read_bypassed raw_ranges regmap_read(map, test_range.range_min + test_range.window_len, &val) regmap_write(map, param->from_reg, val) regmap_noinc_write(map, 0, val_array, sizeof(val_array)) regmap_write(map, test_range.range_min + test_range.window_len, 0) regmap_read(map, test_range.range_min, &val) regmap_read(map, 0, &val) reg_defaults_read_dev cache_sync_after_cache_only regmap_bulk_write(map, 0, val, 12) regmap_multi_reg_write(map, sequence, 12) fast I/O regmap_read_bypassed(map, param->from_reg + i, &rval) data->written[i] data->written[reg + i] regcache_reg_cached(map, param->from_reg + i) regmap_raw_write(map, 2, val, sizeof(u16) * 2) native != regmap_write(map, i, val[i]) regmap_write(map, param->from_reg + i, rval[i] + 1) def cache_drop flat true regmap_write(map, param->from_reg + 2, orig_val) data->read[param->from_reg + i] &data->vals[reg] regmap_write(map, 4, val[2]) cache_sync_default_after_cache_only IS_ERR(map) regmap_bulk_write(map, param->from_reg, val, 12) regcache_drop_region(map, reg, reg + 12 - 1) regmap_write(map, test_range.range_max, 0) val_test register_patch (i == 5) ? 0 : -16 regmap_read(map, param->from_reg + 2, &orig_val) basic_ranges data->vals regmap_write(map, param->from_reg + 2, val) regmap_raw_write(map, 2, val, sizeof(val)) regmap_test raw_write default cache_drop_all_and_sync_has_defaults drivers/base/regmap/regmap-kunit.c rbtree little regmap_read(map, i, &rval[i]) regmap_write(map, i, val) == 0 orig_val + 1 stress_insert val &val[rangeidx / 2] regcache_drop_region(map, reg + 3, reg + 5) read_writeonly cache_sync_readonly none regmap_write(map, i, rval) regcache_sync(map) regmap_read(map, 1, &val) cache_bypass data->read[5] regmap_register_patch(map, patch, (sizeof(patch) / sizeof((patch)[0]) + ((int)(sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((patch)), typeof(&(patch)[0])))); }))))) config.reg_defaults[i].def regmap_kunit raw_read_defaults_single 0 (( __u16)(__le16)(( __le16)val[i - 2])) rval data->read[0] regmap_read(map, i, &val) == 0 regmap_write(map, param->from_reg + 2, orig_val + 1) data->written[param->from_reg + 2] i < 3 || i > 5 regmap_write(map, i, 0) (__u16)(__builtin_constant_p(( __u16)(__be16)(( __be16)val[i - 2])) ? ((__u16)( (((__u16)(( __u16)(__be16)(( __be16)val[i - 2])) & (__u16)0x00ffU) << 8) | (((__u16)(( __u16)(__be16)(( __be16)val[i - 2])) & (__u16)0xff00U) >> 8))) : __fswab16(( __u16)(__be16)(( __be16)val[i - 2]))) reg_defaults config.cache_type == REGCACHE_NONE regmap_write(map, param->from_reg, val + 1) raw_sync regmap_read(map, i, &rval) data->read[test_range.window_start] cache_sync_marked_dirty big regmap_bulk_write(map, param->from_reg, val, (sizeof(val) / sizeof((val)[0]) + ((int)(sizeof(struct { int:(-!!(__builtin_types_compatible_p(typeof((val)), typeof(&(val)[0])))); }))))) data->written[test_range.selector_reg] regmap_write(map, i, vals[i]) regmap_raw_read(map, 0, rval, val_len) cache_drop_with_non_contiguous_ranges orig_val bulk_write stride cache_sync_defaults_marked_dirty regmap_multi_reg_read(map, regs, rval, 12) data->vals[param->from_reg] data->written[param->from_reg + i] &val[0] cache_present raw_noinc_write regmap_read(map, i, &val) val + 1 &hw_buf[2] cache_sync_patch cache_range_window_reg vals[i] &data->vals[param->from_reg]
. 6 8 9 = L \ ^ ` d s | $ 3 A C H W ] ^ b q w } ~ ! " # * + , 1 2 3 : ; < @ A S Y _ a c e g i k m q r s , 0 4 : = > B I J K [ a g m q % ( . 3 5 9 I Q R V Y ` b q y z ~ * . 1 2 5 6 F Q R V ] ` d g v ~ regmap_kunit [ kunit_kmalloc_array kunit_device_register c get_device 0+l put_device t memcpy ) get_random_bytes &pmw regmap_write regmap_read q[ kunit_unary_assert_format Tz __kunit_do_failed_assertion O __kunit_abort q[ kunit_binary_assert_format Fr __stack_chk_fail b8 snprintf ۮ6 regmap_bulk_write a꿪 regcache_cache_only regmap_read_bypassed q[ kunit_mem_assert_format !O regmap_bulk_read [ regmap_multi_reg_write . regmap_multi_reg_read [ regmap_register_patch a꿪 regcache_cache_bypass ں regcache_mark_dirty Rs regcache_sync *M regcache_drop_region QĶ regcache_reg_cached
regmap_raw_read мP regmap_raw_write мP regmap_noinc_write ^' __kmalloc_noprof g kmalloc_caches o __kmalloc_cache_noprof & __regmap_init_ram kunit_add_action_or_reset 51 kfree w regmap_exit & __regmap_init_raw_ram f module_layout [c0+lt)&pmwq[TzOq[Fr҄b8ۮ6a꿪q[!O [. [a꿪ںRs *MQĶ
мPмP^'go&51 w&fkunit_kmalloc_array kunit_device_register get_device put_device memcpy get_random_bytes regmap_write regmap_read kunit_unary_assert_format __kunit_do_failed_assertion __kunit_abort kunit_binary_assert_format __stack_chk_fail snprintf regmap_bulk_write regcache_cache_only regmap_read_bypassed kunit_mem_assert_format regmap_bulk_read regmap_multi_reg_write regmap_multi_reg_read regmap_register_patch regcache_cache_bypass regcache_mark_dirty regcache_sync regcache_drop_region regcache_reg_cached regmap_raw_read regmap_raw_write regmap_noinc_write __kmalloc_noprof kmalloc_caches __kmalloc_cache_noprof __regmap_init_ram kunit_add_action_or_reset kfree regmap_exit __regmap_init_raw_ram module_layout Linux Linux GNU | Іq^\8f~ GNU ( 8 f < f D T , < \ H1 H1 $ ( , 0 0 0 < @ X ` H d H h ` l ` x | x x 4 8 X 3 \ 3 3 3 } } _ _ * * < P T < 8 8 P P $ h ( h 0 4 @ H L X \ d h x $ ( < @ H L X ` d p ( t ( | @ @ X X p p
(
,
4
8
H
P
T
h
l
t
x
H1
H1
$ ( D L P T X d h 3 3 3 3 } } _ _ $ * ( * 8 < <
$
@
p
P P h h ( , 8 @ D X \ d h t | , 0 4 < @ P X \ p ( t ( | @ @ X X p p D H1 H H1 L P \ ` | 8 8 8 < l 0 0 H x x P H1 T H1 X \ h l H H ` ` L P 4 L P P h h ` H1 d H1 h l x | 8 8 ( \ ` 0 | (
(
@
@
8 H1 < H1 @ D P T p x |
4 8 t p
p
0 H \ H1 ` H1 d X
h X
t x
$ X \ x < < H H ` ` d! ! ! x ! x ! ! ! ! D" " H1 " H1 " 0 " 0 " " " " " " # # # < $# < <# @# h# l# t# x# # # # <$ L$ P$ d$ h$ $ % H1 % H1 % % % % 8% @% D% 8 H% 8 L% P% \% `% |% % % % % % % & & & & & & & ' <' @' D' H' \' `' x' ' H1 ' H1 ' P ' P ' ' ' ' ' h ' h ' ' ' ' ' ( 4( 8( \( x( |( (
(
( (
( (
( ( ) <) )
)
)
)
) ) * X* p
\* p
`*
d*
x* |* * * H1 * H1 * * * * * * * @
* @
* X
* X
* * + + T+ X+ + + + + , (, ` ,, ` 0, X 4, X @, D, P, 3 T, 3 \, `, l, p, x, |, , , X , X , ` , ` , x , x @- D- d- H h- H p- t- - - - - X - X - ` - ` - - - - - - X - X - ` - ` 0. H1 4. H1 8.
<.
H. L. h. p. t.
x.
|. . . . . . . . 0 . 0 . . . . / $/ @/ l/ p/ / 3 / 3 / h / h / / / 0 |0 0 X 0 X 0 @ 0 @ 0 1 $1 81 <1 D1 H1 T1 `1 d1 p1 t1 |1 1 1 1 1 1 1 1 1 1 1 1 1 ( 1 ( 2 2 2 2 2 02 42 <2 @2 L2 T2 X2 l2 8 p2 8 x2 |2 2 2 p3 2 p3 2 P 2 P 2 2 2 3 H1 3 H1 3 3 $3 (3 D3 L3 P3 3 3 3 3 \ 3 \ 3 3 3 3 3 4 4 04 <4 D4 H4 4 4 4 4 4 5 <5 h5 5 5 5 6 6 86 3 <6 3 @6 D6 L6 p3 P6 p3 X6 8 \6 8 6 6 6 P 6 P 7 D7 H1 H7 H1 L7 p P7 p \7 `7 |7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 8 3 8 3 8 8 8 8 <8 H8 P2 L8 P2 P8 T8 `8 d8 8 8 8 8 0 8 0 8 8 8 8 3 8 3 8 H 8 H 8 8 9 9 P2 9 P2 9 ` 9 ` ,9 09 L9 \9 x `9 x d9 h9 t9 x9 9 9 3 9 3 9 9 9 9 9 9 @3 9 @3 9 9 9 9 : $: (: ,: 0: <: @: X: d: 3 h: 3 l: p: |: : : : @3 : @3 : : : : : : ; ; <; X; \; ; ; ; ; ; ; ; ; ; ,< << @< D< H< P< T< d< < < < < ( < ( < < < ,= <= @ @= @ D= X H= X P= T= d= = = p = p = = = = = ,> <> @> D> H> P> T> d> > > > > > > > > ,? 3456 !"#$%&'()*+,-./012:MNOP?@ABCDEFHIJKLGXYZTU[\VWd`aefghbcpqrlmstno|xy}~z{ | >; ;6 , 1 \, d `' " : 8 l x $ 0 H ` x 3 . U
? s f W -7 8 2 P w( h 4# ? ; 1 , ' X ( @ ] X p @ &; 1 < ') B : 5 + {
T 0 P + T .
< P : h 5 0 + & 9" W ! 6? : ( 65 @ ?0 X f+ p G " ' 8 & Z" > 4 0 % x
/ H $+ ` ; x $ P h => N4 $/ * 8 0 i , X? 0 > y. (
* @
8 3
E #: X5 p
$
7 J3 X
9
E
g
~=
, `0 ( + , H /$ ` x 0 z " 9& " ! " < 7 - ) % x % % % 7 g2 H U< P h (
( > ( 2
Q( (
;
p
f # @
X
(+ c9 $+ 4 (+ ` h1 ; ? x @' " H
v
6 1 ' 0
. ` 0 . 9+ . 0 h .0 @ & (" p F W %? 9 %5 ( ? 8 : P X3 % T3 g! X3 c
\ H
( . 8 g= P z
p P !
> / O! L 0 n H 9 ` / x $ p8 b. * " g : : c : O f < 7 ( 2 @ g- X ( p # T / ? << 6 - H N2 0 8( ` x h . A A R> A *
; u6 , ' 8 ; P h h m ? 6 P1 >, (' " 6 E ,9 E b4 E x& $ 5 + ( R @ X p _: H 9/ H * H 4 x > ?+ & D 1 0 > H 9 ` ! |N D $ xN |N #! ! B 8 |* X f P * h / * % "4 ( . @ S E S S u = A8 3 4. 0 H 9 ` 8= x 3 - ) $ 7 Y Y "> Y P 7 h 2 ( 8 # 6 ] t 8 ] 3 ] Y6 H , ` L < " n; 0 ' x
( !< @ 6 X 32 p , ( R 8c @ . 4c 1* 8c ? s? 5 :1 8 ), P 0 +
d X ' h ^ |h $ xh O |h A ( @i 29 4 N du @ } `u = du y3 " ) " = 0# = p" 8 " (" q @" X" i$ " " #
# g z 0 8 z _3 z # # # W7 P$ - # Y) # H# `# 2 x# # } $ $ r< 8$ B 8 .. ) $ j $ 2 p% ( $ f# $ h$ y $ 8- $ % (% ; @% 6 X% u | H$ d & & ( % % V; 0& % M ~ H
4 x& z, &
`& x' & & * & & 6 ' ? ' : 8' 5 P' 1 h' , ' & ' `" ' ' ~ ' ' >: ( ^5 (( {0 @( 4 0 < 4 X( `
7 2 ( 0) 8 ] ܮ ) E ( U& ( " ) d ( - !) h* # m m! `+ x+ X> + h4 +
* ~9 + 0+ % H+
4 0 ` 4 + e + k/ + * , /% , ! 8, K P, < x o 8 l< <
4 , 7* , $ - (- (> , 8 , ` @- X- = p- e3 -
h, , ,
< '7 ~2 { w 1 - - ) - N$ - . . < 0. 7 H. - `. >) x. . . u . P 2- q( V / / o 0 (0 ; / 1 / R# P/ h/ , / " / t @0 C; X0 f, 0 e' 0 . . D7 / 2 / ( 8/ E6 p0 1 0 " L L# H L 0 ` h 9 i9 X3 0 3 =
01 `1 x1 1 1 ! 1 : 1 1 1 + 2 & 2 82 o h2 ^? 2 ): 2 f0 2 ?& 2 ! 2 + 2 (3 ; 6 8 1 < , X ' \ " R а W @ :
;
X 5 46 0 1 X h
U, f Y' " + &
?/ . >; . @6 * @ % I 1 ' a, `' b ( : >; S/ a @6 ]a ]a ]a <
s ( Y d
* 4 P
m
! :
| .note.gnu.property .note.Linux .hyp.text .rela.text .comment .init.plt .hyp.bss __versions .rela.kunit_test_suites __version_ext_names .hyp.event_ids __version_ext_crcs .modinfo .note.GNU-stack .llvm_addrsig .text.ftrace_trampoline .rela.init.eh_frame .gnu.linkonce.this_module .note.gnu.build-id .shstrtab .strtab .symtab .hyp.rodata .rela.rodata .hyp.data .rela.data .rodata.__llvm_fs_discriminator__ .BTF .rodata.str1.1 regcache_mark_dirty cache_sync_defaults_marked_dirty cache_sync_marked_dirty cache_drop_all_and_sync_marked_dirty memcpy read_writeonly write_readonly cache_sync_readonly cache_sync_default_after_cache_only cache_sync_after_cache_only regcache_cache_only kunit_kmalloc_array reg_defaults_read_dev cache_sync_defaults_marked_dirty.__text cache_sync_marked_dirty.__text cache_drop_all_and_sync_marked_dirty.__text read_writeonly.__text write_readonly.__text cache_sync_readonly.__text cache_sync_default_after_cache_only.__text cache_sync_after_cache_only.__text reg_defaults_read_dev.__text stress_insert.__text cache_present.__text cache_drop_all_and_sync_has_defaults.__text cache_drop_all_and_sync_no_defaults.__text reg_defaults.__text raw_read_defaults.__text cache_bypass.__text raw_ranges.__text cache_drop_with_non_contiguous_ranges.__text basic_ranges.__text cache_drop.__text register_patch.__text cache_sync_patch.__text cache_range_window_reg.__text raw_write.__text bulk_write.__text multi_write.__text basic_read_write.__text raw_noinc_write.__text read_bypassed_volatile.__text raw_read_defaults_single.__text raw_write_read_single.__text stride.__text read_bypassed.__text bulk_read.__text multi_read.__text raw_sync.__text real_cache_types_only_list raw_types_list regcache_types_list raw_cache_types_list real_cache_types_list sparse_cache_types_list __kunit_abort stress_insert cache_present regmap_test_exit regmap_exit regmap_test_init kunit_add_action_or_reset __kcfi_typeid_kunit_unary_assert_format __kcfi_typeid_kunit_binary_assert_format __kcfi_typeid_kunit_mem_assert_format cache_drop_all_and_sync_has_defaults cache_drop_all_and_sync_no_defaults reg_defaults raw_read_defaults regcache_cache_bypass ____versions real_cache_types_only_gen_params raw_test_types_gen_params regcache_types_gen_params raw_test_cache_types_gen_params real_cache_types_gen_params sparse_cache_types_gen_params __start_alloc_tags __stop_alloc_tags get_random_bytes regmap_test_cases ____version_ext_names kmalloc_caches raw_ranges cache_drop_with_non_contiguous_ranges basic_ranges ____version_ext_crcs kunit_device_register cache_drop gen_raw_regmap gen_regmap ram_reg_zero __kunit_do_failed_assertion regmap_exit_action regcache_drop_region __regmap_init_raw_ram __regmap_init_ram __stack_chk_fail regmap_register_patch cache_sync_patch raw_regmap_config test_regmap_config cache_range_window_reg snprintf __kmalloc_cache_noprof __kmalloc_noprof regmap_test_suite regmap_raw_write regmap_write regmap_bulk_write multi_write regmap_multi_reg_write basic_read_write raw_noinc_write regmap_noinc_write reg_5_false __this_module test_range_window_volatile test_range_all_volatile read_bypassed_volatile raw_read_defaults_single raw_write_read_single test_range kfree stride put_device get_device regmap_read_bypassed regcache_reg_cached regmap_raw_read regmap_read regmap_bulk_read multi_read regmap_multi_reg_read cache_sync_defaults_marked_dirty.__loc cache_sync_marked_dirty.__loc cache_drop_all_and_sync_marked_dirty.__loc read_writeonly.__loc write_readonly.__loc cache_sync_readonly.__loc cache_sync_default_after_cache_only.__loc cache_sync_after_cache_only.__loc reg_defaults_read_dev.__loc stress_insert.__loc cache_present.__loc cache_drop_all_and_sync_has_defaults.__loc cache_drop_all_and_sync_no_defaults.__loc reg_defaults.__loc raw_read_defaults.__loc cache_bypass.__loc raw_ranges.__loc cache_drop_with_non_contiguous_ranges.__loc basic_ranges.__loc cache_drop.__loc register_patch.__loc cache_sync_patch.__loc cache_range_window_reg.__loc raw_write.__loc bulk_write.__loc multi_write.__loc basic_read_write.__loc raw_noinc_write.__loc read_bypassed_volatile.__loc raw_read_defaults_single.__loc raw_write_read_single.__loc stride.__loc read_bypassed.__loc bulk_read.__loc multi_read.__loc raw_sync.__loc raw_sync regcache_sync __llvm_fs_discriminator__ raw_ranges.__loc.599 cache_range_window_reg.__text.499 cache_drop.__loc.399 cache_bypass.__loc.299 read_bypassed.__text.99 $d.99 cache_present.__loc.489 cache_sync_patch.__text.389 reg_defaults_read_dev.__text.189 $d.89 raw_sync.__loc.579 cache_drop_all_and_sync_has_defaults.__loc.479 stress_insert.__loc.279 read_bypassed.__text.79 $d.79 raw_noinc_write.__loc.569 cache_drop_all_and_sync_no_defaults.__text.469 cache_sync_default_after_cache_only.__loc.369 stress_insert.__loc.269 $d.69 cache_drop_all_and_sync_marked_dirty.__loc.459 cache_sync_default_after_cache_only.__loc.359 multi_read.__text.159 $d.59 raw_write.__loc.549 cache_drop_all_and_sync_marked_dirty.__loc.449 multi_write.__text.149 basic_read_write.__text.49 $d.49 raw_write.__loc.539 cache_drop_with_non_contiguous_ranges.__loc.439 cache_sync_defaults_marked_dirty.__text.339 basic_ranges.__loc.239 bulk_read.__loc.139 $d.39 raw_read_defaults.__loc.529 cache_sync_after_cache_only.__loc.329 basic_ranges.__loc.229 bulk_write.__loc.129 $d.29 _note_19 raw_ranges.__loc.619 cache_sync_after_cache_only.__loc.319 stride.__text.219 $d.19 raw_ranges.__text.609 cache_range_window_reg.__text.509 cache_drop.__loc.409 cache_sync_marked_dirty.__text.309 read_bypassed_volatile.__text.109 $d.9 raw_ranges.__loc.598 cache_range_window_reg.__loc.498 cache_sync_patch.__loc.398 $x.98 read_bypassed.__loc.98 raw_sync.__text.588 cache_sync_patch.__loc.388 stress_insert.__loc.288 reg_defaults_read_dev.__loc.188 $x.88 cache_drop_all_and_sync_has_defaults.__text.478 cache_sync_readonly.__loc.378 stress_insert.__text.278 reg_defaults.__text.178 $x.78 read_bypassed.__loc.78 cache_drop_all_and_sync_no_defaults.__loc.468 stress_insert.__text.268 write_readonly.__loc.168 $x.68 raw_noinc_write.__text.558 cache_drop_all_and_sync_marked_dirty.__text.458 basic_ranges.__loc.258 multi_read.__loc.158 $x.58 raw_write.__text.548 cache_sync_default_after_cache_only.__text.348 basic_ranges.__loc.248 multi_write.__loc.148 $x.48 basic_read_write.__loc.48 cache_drop_with_non_contiguous_ranges.__loc.438 cache_sync_defaults_marked_dirty.__loc.338 basic_ranges.__loc.238 $x.38 cache_drop_with_non_contiguous_ranges.__text.428 cache_sync_after_cache_only.__text.328 $x.28 _note_18 raw_read_defaults_single.__loc.518 cache_drop_with_non_contiguous_ranges.__text.418 cache_sync_marked_dirty.__loc.318 stride.__loc.218 read_bypassed_volatile.__loc.118 $x.18 cache_range_window_reg.__loc.508 cache_drop.__text.408 cache_sync_marked_dirty.__loc.308 stride.__text.208 read_bypassed_volatile.__loc.108 $x.8 $d.8 raw_ranges.__text.597 cache_range_window_reg.__text.497 cache_sync_patch.__text.397 cache_bypass.__text.297 register_patch.__text.197 read_bypassed.__text.97 $d.97 raw_sync.__loc.587 cache_present.__loc.487 cache_sync_patch.__text.387 stress_insert.__text.287 reg_defaults_read_dev.__text.187 $d.87 read_bypassed.__loc.87 raw_sync.__text.577 cache_drop_all_and_sync_has_defaults.__loc.477 cache_sync_readonly.__text.377 stress_insert.__loc.277 reg_defaults.__loc.177 $d.77 raw_noinc_write.__text.567 cache_drop_all_and_sync_no_defaults.__text.467 cache_sync_default_after_cache_only.__text.367 stress_insert.__loc.267 $d.67 raw_noinc_write.__loc.557 cache_drop_all_and_sync_marked_dirty.__loc.457 $d.57 raw_write.__loc.547 cache_drop_with_non_contiguous_ranges.__loc.447 cache_sync_default_after_cache_only.__loc.347 $d.47 raw_write_read_single.__loc.537 cache_drop_with_non_contiguous_ranges.__text.437 bulk_write.__loc.137 $d.37 cache_drop_with_non_contiguous_ranges.__loc.427 cache_sync_after_cache_only.__loc.327 basic_ranges.__text.227 $d.27 raw_ranges.__loc.617 cache_drop_with_non_contiguous_ranges.__loc.417 stride.__text.217 $d.17 raw_ranges.__loc.607 cache_range_window_reg.__text.507 cache_drop.__loc.407 stride.__loc.207 $d.7 raw_ranges.__loc.596 cache_range_window_reg.__loc.496 cache_sync_patch.__loc.396 cache_bypass.__loc.296 $x.96 read_bypassed.__loc.96 raw_sync.__text.586 cache_sync_patch.__loc.386 stress_insert.__loc.286 reg_defaults_read_dev.__loc.186 $x.86 read_bypassed.__loc.86 raw_sync.__loc.576 cache_drop_all_and_sync_has_defaults.__text.476 cache_sync_readonly.__loc.376 stress_insert.__text.276 $x.76 read_bypassed.__text.76 raw_noinc_write.__loc.566 cache_drop_all_and_sync_no_defaults.__loc.466 write_readonly.__text.166 $x.66 cache_sync_default_after_cache_only.__text.356 basic_ranges.__loc.256 multi_read.__text.156 $x.56 basic_read_write.__loc.56 cache_drop_with_non_contiguous_ranges.__loc.446 basic_ranges.__loc.246 bulk_read.__loc.146 $x.46 basic_read_write.__text.46 __UNIQUE_ID_depends536 raw_write_read_single.__text.536 cache_sync_defaults_marked_dirty.__text.336 basic_ranges.__text.236 $x.36 raw_read_defaults.__text.526 cache_sync_after_cache_only.__text.326 basic_ranges.__loc.226 read_bypassed_volatile.__loc.126 $x.26 raw_ranges.__loc.616 raw_read_defaults_single.__text.516 stride.__loc.216 read_bypassed_volatile.__loc.116 $x.16 cache_range_window_reg.__loc.506 cache_bypass.__loc.306 $d.106 read_bypassed_volatile.__loc.106 $x.6 register_patch.__loc.195 $d.95 raw_sync.__loc.585 cache_sync_patch.__text.385 reg_defaults_read_dev.__text.185 read_bypassed.__text.85 $d.85 raw_sync.__text.575 cache_drop_all_and_sync_has_defaults.__loc.475 cache_sync_readonly.__text.375 stress_insert.__loc.275 $d.75 cache_drop_all_and_sync_no_defaults.__text.465 cache_sync_default_after_cache_only.__loc.365 write_readonly.__loc.165 $d.65 raw_noinc_write.__text.555 cache_drop_all_and_sync_marked_dirty.__text.455 multi_read.__loc.155 $d.55 raw_write.__text.545 basic_ranges.__loc.245 bulk_read.__text.145 $d.45 basic_read_write.__loc.45 __UNIQUE_ID_scmversion535 raw_write_read_single.__loc.535 cache_drop_with_non_contiguous_ranges.__loc.435 cache_sync_defaults_marked_dirty.__loc.335 bulk_write.__text.135 $d.35 raw_read_defaults.__loc.525 cache_drop_with_non_contiguous_ranges.__text.425 cache_sync_after_cache_only.__loc.325 $d.25 raw_ranges.__text.615 raw_read_defaults_single.__loc.515 cache_sync_marked_dirty.__text.315 stride.__text.215 $d.115 read_bypassed_volatile.__loc.115 $d.15 raw_ranges.__loc.605 cache_range_window_reg.__text.505 cache_drop.__text.405 cache_bypass.__text.305 register_patch.__loc.205 $d.105 $d.5 raw_sync.__loc.594 cache_range_window_reg.__text.494 cache_sync_patch.__text.394 cache_bypass.__text.294 register_patch.__loc.194 $x.94 read_bypassed.__text.94 cache_present.__loc.484 cache_sync_patch.__loc.384 stress_insert.__text.284 reg_defaults_read_dev.__loc.184 $x.84 read_bypassed.__loc.84 raw_sync.__loc.574 cache_drop_all_and_sync_has_defaults.__text.474 cache_sync_readonly.__loc.374 stress_insert.__text.274 read_writeonly.__loc.174 $x.74 read_bypassed.__loc.74 raw_noinc_write.__text.564 cache_drop_all_and_sync_no_defaults.__loc.464 cache_sync_default_after_cache_only.__loc.364 $x.64 raw_noinc_write.__loc.554 cache_drop_all_and_sync_marked_dirty.__loc.454 basic_ranges.__loc.254 multi_write.__loc.154 $x.54 raw_write.__loc.544 cache_drop_with_non_contiguous_ranges.__text.444 cache_sync_defaults_marked_dirty.__loc.344 bulk_read.__loc.144 $x.44 __UNIQUE_ID_intree534 raw_write_read_single.__text.534 cache_sync_defaults_marked_dirty.__text.334 bulk_write.__loc.134 $x.34 cache_sync_after_cache_only.__text.324 read_bypassed_volatile.__loc.124 $x.24 cache_drop.__loc.414 cache_sync_marked_dirty.__loc.314 read_bypassed_volatile.__text.114 $d.114 $x.14 raw_ranges.__loc.604 cache_range_window_reg.__loc.504 cache_drop.__loc.404 cache_bypass.__loc.304 $d.104 $x.4 $d.4 raw_sync.__text.593 cache_range_window_reg.__loc.493 cache_sync_patch.__loc.393 cache_bypass.__loc.293 $d.93 read_bypassed.__loc.93 raw_sync.__text.583 cache_sync_patch.__text.383 stress_insert.__loc.283 $d.83 cache_drop_all_and_sync_has_defaults.__loc.473 stress_insert.__loc.273 read_writeonly.__loc.173 $d.73 raw_noinc_write.__loc.563 cache_drop_all_and_sync_no_defaults.__text.463 cache_sync_default_after_cache_only.__text.363 stress_insert.__loc.263 $d.63 cache_sync_default_after_cache_only.__loc.353 basic_ranges.__loc.253 multi_write.__text.153 basic_read_write.__text.53 $d.53 cache_drop_with_non_contiguous_ranges.__loc.443 cache_sync_defaults_marked_dirty.__loc.343 basic_ranges.__text.243 bulk_read.__text.143 $d.43 __UNIQUE_ID_name533 __UNIQUE_ID_vermagic533 raw_write_read_single.__loc.533 cache_drop_with_non_contiguous_ranges.__loc.433 cache_sync_defaults_marked_dirty.__loc.333 basic_ranges.__loc.233 bulk_write.__text.133 $d.33 raw_ranges.__loc.623 stride.__loc.223 read_bypassed_volatile.__loc.123 $d.23 raw_ranges.__loc.613 cache_range_window_reg.__loc.513 cache_drop.__text.413 __UNIQUE_ID_license1213 stride.__loc.213 read_bypassed_volatile.__loc.113 $d.13 raw_ranges.__text.603 cache_range_window_reg.__text.503 cache_drop.__text.403 cache_bypass.__text.303 register_patch.__text.203 $d.103 read_bypassed.__loc.103 $d.3 raw_sync.__loc.592 register_patch.__text.192 $x.92 read_bypassed.__text.92 raw_sync.__loc.582 cache_drop_all_and_sync_has_defaults.__loc.482 cache_sync_patch.__loc.382 stress_insert.__text.282 reg_defaults.__loc.182 $x.82 read_bypassed.__text.82 raw_sync.__text.572 cache_sync_readonly.__text.372 stress_insert.__text.272 $x.72 cache_drop_all_and_sync_no_defaults.__loc.462 cache_sync_default_after_cache_only.__loc.362 multi_read.__loc.162 $x.62 raw_write.__loc.552 cache_drop_all_and_sync_marked_dirty.__text.452 cache_sync_default_after_cache_only.__loc.352 multi_write.__loc.152 $x.52 basic_read_write.__loc.52 raw_write.__text.542 cache_sync_defaults_marked_dirty.__text.342 bulk_read.__loc.142 $x.42 raw_read_defaults.__loc.532 cache_drop_with_non_contiguous_ranges.__loc.432 bulk_write.__loc.132 $x.32 cache_drop_with_non_contiguous_ranges.__loc.422 cache_sync_after_cache_only.__loc.322 stride.__loc.222 read_bypassed_volatile.__text.122 $x.22 cache_range_window_reg.__text.512 cache_drop.__loc.412 cache_sync_marked_dirty.__text.312 __UNIQUE_ID_description1212 read_bypassed_volatile.__text.112 $x.12 cache_range_window_reg.__loc.502 cache_bypass.__loc.302 $d.102 $x.2 $d.2 raw_sync.__text.591 cache_sync_patch.__text.391 cache_bypass.__text.291 register_patch.__loc.191 $d.91 cache_drop_all_and_sync_has_defaults.__loc.481 cache_sync_patch.__text.381 stress_insert.__loc.281 reg_defaults.__text.181 $d.81 read_bypassed.__loc.81 raw_sync.__loc.571 cache_drop_all_and_sync_no_defaults.__loc.471 cache_sync_readonly.__loc.371 stress_insert.__loc.271 read_writeonly.__text.171 $d.71 raw_noinc_write.__text.561 multi_read.__text.161 $d.61 cache_drop_all_and_sync_marked_dirty.__loc.451 cache_sync_default_after_cache_only.__text.351 basic_ranges.__text.251 multi_write.__text.151 $d.51 raw_write.__loc.541 cache_drop_with_non_contiguous_ranges.__text.441 cache_sync_defaults_marked_dirty.__loc.341 basic_ranges.__loc.241 $d.41 cache_drop_with_non_contiguous_ranges.__text.431 $d.31 raw_ranges.__loc.621 raw_read_defaults.__loc.521 cache_drop_with_non_contiguous_ranges.__loc.421 cache_sync_after_cache_only.__loc.321 stride.__text.221 read_bypassed_volatile.__loc.121 $d.21 raw_ranges.__loc.611 cache_range_window_reg.__loc.511 cache_sync_marked_dirty.__loc.311 __UNIQUE_ID_array1211 stride.__loc.211 read_bypassed_volatile.__loc.111 $d.11 raw_ranges.__loc.601 cache_range_window_reg.__text.501 register_patch.__loc.201 $d.101 read_bypassed.__loc.101 $d.1 raw_sync.__loc.590 cache_present.__loc.490 cache_sync_patch.__loc.390 cache_bypass.__loc.290 reg_defaults_read_dev.__loc.190 $x.90 read_bypassed.__loc.90 raw_sync.__text.580 cache_drop_all_and_sync_has_defaults.__text.480 cache_sync_patch.__loc.380 stress_insert.__text.280 reg_defaults.__loc.180 $x.80 cache_drop_all_and_sync_no_defaults.__loc.470 stress_insert.__text.270 read_writeonly.__loc.170 $x.70 read_bypassed.__loc.70 raw_noinc_write.__loc.560 cache_drop_all_and_sync_marked_dirty.__loc.460 cache_sync_default_after_cache_only.__text.360 basic_ranges.__loc.260 multi_read.__loc.160 $x.60 raw_write.__text.550 cache_drop_all_and_sync_marked_dirty.__text.450 cache_sync_default_after_cache_only.__loc.350 multi_write.__loc.150 $x.50 raw_write.__text.540 bulk_read.__text.140 $x.40 raw_read_defaults.__text.530 cache_drop_with_non_contiguous_ranges.__loc.430 cache_sync_after_cache_only.__loc.330 basic_ranges.__loc.230 bulk_write.__text.130 $x.30 cache_sync_after_cache_only.__text.320 stride.__loc.220 read_bypassed_volatile.__text.120 $x.20 raw_ranges.__loc.610 cache_drop.__text.410 stride.__loc.210 $x.10 cache_range_window_reg.__loc.500 cache_drop.__loc.400 cache_bypass.__text.300 register_patch.__loc.200 $x.100 read_bypassed.__loc.100 p p ,
8
%
S] =% V% @ `% U]
V] k% W }% X % 4 @ ! ] ` U]
U]
U]
% % % ]] U] Q] a]
b] % a % d] e]
`] f] g]
MI i] % ( > " @ T % X % j] k]
] h] 4 m] % o] % ׄ p
q] '% : b] WN @ :% ]
s] H% : b] I t] @ \% @ g% @ R] v]
^] Q
x] s% ( : b] I t] @ \% g%
Y
Y
K
A h] ]
'
1
'
! % ] % ] % ] % ] ] % ] % ] % ] % ] 0% ] ] V% ] m% ] % ] % ] % ] % ] % ]
a ! |] E }] % ] % ] %% ] 0% ]
] E h] y 4 <% ] I% ] Y% ] d% ] v% ] % ]
( T Q % ] % ] % ] % ] % ] % ] % ] &% ] B% ] c% ' ] o% ] % ' % ] % ]
p` % ] % ]
! % ] % ]
% ] ] % ' 0% ' K% ] kunit_binary_assert_text left_text right_text regmap_test_param val_endian from_reg kunit_assert_type KUNIT_ASSERTION KUNIT_EXPECTATION kunit_assert assert_format_t regmap_ram_data reg_endian noinc_reg kunit_action_t regmap_test_priv kunit_unary_assert expected_true kunit_binary_assert left_value right_value kunit_mem_assert basic_ranges basic_read_write bulk_read bulk_write cache_drop cache_drop_all_and_sync_has_defaults cache_drop_all_and_sync_marked_dirty cache_drop_all_and_sync_no_defaults cache_drop_with_non_contiguous_ranges cache_range_window_reg cache_sync_after_cache_only cache_sync_default_after_cache_only cache_sync_defaults_marked_dirty cache_sync_marked_dirty cache_sync_patch cache_sync_readonly gen_raw_regmap gen_regmap multi_read multi_write ram_reg_zero raw_noinc_write raw_ranges raw_read_defaults raw_read_defaults_single raw_sync raw_test_cache_types_gen_params raw_test_types_gen_params raw_write raw_write_read_single read_bypassed read_bypassed_volatile read_writeonly real_cache_types_gen_params real_cache_types_only_gen_params reg_5_false reg_defaults_read_dev reg_zero regcache_types_gen_params register_patch regmap_exit_action regmap_test_exit regmap_test_init sparse_cache_types_gen_params stress_insert test_range_all_volatile test_range_window_volatile write_readonly l @ C 0
> 1
2
8
P
@ @ H @ @ D @ @ @ @ ] @ @ / @ * @ M a \ @ >
g @ >
2 ; U 3 P @ L Q r : 5 0 ` @ Lo @: @ Q @@ J t J \M 0 M $ M ȧ < ȧ C " * ` 4 &@ .- 0 *H
01
0 `He0 *H
1o0k0F0.1,0*U #Build time autogenerated kernel keyozC!k,%70 `He0
*H
6Ƃt =.aF]eWVfM:NȮͰ BtbIhb]=pd֨+F] N m (-:+@w 6ub*?!N*<=B#RQ /!cNוUnG_kRqW
ׅLtÜ
)uy~?^I%QPUƹݕ3 &-.k#ΧHHw+msO}/71yCC\˞aK6݈ )|6cjH ;L{{nq
s ~Module signature appended~