/external/vixl/test/aarch32/ |
D | test-assembler-aarch32.cc | 249 __ Adc(r4, r2, r3); in TEST() local 250 __ Adc(r5, r0, Operand(r1, LSL, 30)); in TEST() local 251 __ Adc(r6, r0, Operand(r2, LSR, 16)); in TEST() local 252 __ Adc(r7, r2, Operand(r3, ASR, 4)); in TEST() local 253 __ Adc(r8, r2, Operand(r3, ROR, 8)); in TEST() local 254 __ Adc(r9, r2, Operand(r3, RRX)); in TEST() local 277 __ Adc(r5, r2, r3); in TEST() local 278 __ Adc(r6, r0, Operand(r1, LSL, 30)); in TEST() local 279 __ Adc(r7, r0, Operand(r2, LSR, 16)); in TEST() local 280 __ Adc(r8, r2, Operand(r3, ASR, 4)); in TEST() local [all …]
|
/external/vixl/test/aarch64/ |
D | test-assembler-aarch64.cc | 5718 __ Adc(x5, x2, Operand(x3)); in TEST() local 5719 __ Adc(x6, x0, Operand(x1, LSL, 60)); in TEST() local 5721 __ Adc(x8, x2, Operand(x3, ASR, 4)); in TEST() local 5722 __ Adc(x9, x2, Operand(x3, ROR, 8)); in TEST() local 5724 __ Adc(w10, w2, Operand(w3)); in TEST() local 5725 __ Adc(w11, w0, Operand(w1, LSL, 30)); in TEST() local 5727 __ Adc(w13, w2, Operand(w3, ASR, 4)); in TEST() local 5728 __ Adc(w14, w2, Operand(w3, ROR, 8)); in TEST() local 5733 __ Adc(x18, x2, Operand(x3)); in TEST() local 5734 __ Adc(x19, x0, Operand(x1, LSL, 60)); in TEST() local [all …]
|
/external/swiftshader/third_party/subzero/src/ |
D | IceInstARM32.h | 380 Adc, enumerator
|
D | IceInstX8664.h | 133 Adc, enumerator 3084 using Adc = InstX86Adc; member
|
D | IceInstX8632.h | 192 Adc, enumerator 3185 using Adc = InstX86Adc; member
|
/external/vixl/src/aarch64/ |
D | macro-assembler-aarch64.cc | 1846 void MacroAssembler::Adc(const Register& rd, in Adc() function in vixl::aarch64::MacroAssembler
|
/external/vixl/src/aarch32/ |
D | macro-assembler-aarch32.h | 998 void Adc(Condition cond, Register rd, Register rn, const Operand& operand) { in Adc() function 1012 void Adc(Register rd, Register rn, const Operand& operand) { in Adc() function 1015 void Adc(FlagsUpdate flags, in Adc() function 1039 void Adc(FlagsUpdate flags, in Adc() function
|