/external/vixl/benchmarks/aarch64/ |
D | bench-utils.cc | 197 __ Asr(PickR(size), PickR(size), 4); in GenerateTrivialSequence() local
|
/external/vixl/test/aarch64/ |
D | test-assembler-aarch64.cc | 6774 __ Asr(x16, x0, x1); in TEST() local 6775 __ Asr(x17, x0, x2); in TEST() local 6776 __ Asr(x18, x0, x3); in TEST() local 6777 __ Asr(x19, x0, x4); in TEST() local 6778 __ Asr(x20, x0, x5); in TEST() local 6779 __ Asr(x21, x0, x6); in TEST() local 6781 __ Asr(w22, w0, w1); in TEST() local 6782 __ Asr(w23, w0, w2); in TEST() local 6783 __ Asr(w24, w0, w3); in TEST() local 6784 __ Asr(w25, w0, w4); in TEST() local [all …]
|
D | test-assembler-sve-aarch64.cc | 12698 __ Asr(zd_asr, zn, shift); in BitwiseShiftImmHelper() local 12995 __ Asr(z4.VnB(), p0.Merging(), z31.VnB(), z1.VnB()); in TEST_SVE() local 13001 __ Asr(z7.VnH(), p0.Merging(), z31.VnH(), z1.VnH()); in TEST_SVE() local 13007 __ Asr(z10.VnS(), p4.Merging(), z31.VnS(), z1.VnS()); in TEST_SVE() local 13012 __ Asr(z13.VnD(), p0.Merging(), z31.VnD(), z1.VnD()); in TEST_SVE() local 13070 __ Asr(z4.VnB(), p0.Merging(), z31.VnB(), z1.VnD()); in TEST_SVE() local 13075 __ Asr(z7.VnH(), p0.Merging(), z31.VnH(), z1.VnD()); in TEST_SVE() local 13080 __ Asr(z10.VnS(), p4.Merging(), z31.VnS(), z1.VnD()); in TEST_SVE() local 13122 __ Asr(z2.VnB(), p0.Merging(), z1.VnB(), 2); in TEST_SVE() local 13127 __ Asr(z5.VnH(), p0.Merging(), z4.VnH(), 3); in TEST_SVE() local [all …]
|
/external/vixl/src/aarch64/ |
D | macro-assembler-aarch64.h | 1072 void Asr(const Register& rd, const Register& rn, unsigned shift) { in Asr() function 1079 void Asr(const Register& rd, const Register& rn, const Register& rm) { in Asr() function 3661 void Asr(const ZRegister& zd, in Asr() function 3673 void Asr(const ZRegister& zd, const ZRegister& zn, int shift) { in Asr() function 3678 void Asr(const ZRegister& zd, const ZRegister& zn, const ZRegister& zm) { in Asr() function
|
/external/swiftshader/third_party/subzero/src/ |
D | IceInstARM32.h | 383 Asr, enumerator
|
/external/vixl/test/aarch32/ |
D | test-assembler-aarch32.cc | 791 __ Asr(r5, r1, 16); in TEST() local 819 __ Asr(r5, r1, r9); in TEST() local
|
/external/vixl/src/aarch32/ |
D | macro-assembler-aarch32.h | 1238 void Asr(Condition cond, Register rd, Register rm, const Operand& operand) { in Asr() function 1255 void Asr(Register rd, Register rm, const Operand& operand) { in Asr() function 1258 void Asr(FlagsUpdate flags, in Asr() function 1284 void Asr(FlagsUpdate flags, in Asr() function
|