Home
last modified time | relevance | path

Searched defs:C_STATE_LATENCY_CONTROL_5_LIMIT (Results 1 – 3 of 3) sorted by relevance

/external/coreboot/src/soc/intel/cannonlake/include/soc/
Dcpu.h15 #define C_STATE_LATENCY_CONTROL_5_LIMIT 0x3f2 macro
/external/coreboot/src/soc/intel/skylake/include/soc/
Dcpu.h14 #define C_STATE_LATENCY_CONTROL_5_LIMIT 0x3f2 macro
/external/coreboot/src/cpu/intel/haswell/
Dhaswell.h115 #define C_STATE_LATENCY_CONTROL_5_LIMIT 0x1ef macro