Home
last modified time | relevance | path

Searched defs:Inputs (Results 1 – 25 of 160) sorted by relevance

1234567

/external/mesa3d/src/gallium/drivers/r600/sfn/
Dsfn_instr_tex.h65 struct Inputs { struct
67 const nir_variable *sampler_deref;
68 const nir_variable *texture_deref;
69 RegisterVec4 coord;
70 PVirtualValue bias;
71 PVirtualValue comperator;
72 PVirtualValue lod;
73 RegisterVec4 ddx;
74 RegisterVec4 ddy;
75 nir_src *offset;
[all …]
/external/cronet/stable/third_party/llvm-libc/src/test/src/math/
Dfma_test.cpp13 struct Inputs { struct
20 constexpr Inputs INPUTS[N] = { in test_more_values() argument
/external/cronet/tot/third_party/llvm-libc/src/test/src/math/
Dfma_test.cpp13 struct Inputs { struct
20 constexpr Inputs INPUTS[N] = { in test_more_values() argument
/external/llvm-libc/test/src/math/
Dfma_test.cpp13 struct Inputs { struct
20 constexpr Inputs INPUTS[N] = { in test_more_values() argument
/external/cronet/stable/testing/libfuzzer/
Dgetting_started_with_libfuzzer.md346 #### libprotobuf-mutator (LPM)
359 #### FuzzedDataProvider (FDP)
380 #### Hash-based argument
/external/cronet/tot/testing/libfuzzer/
Dgetting_started_with_libfuzzer.md346 #### libprotobuf-mutator (LPM)
359 #### FuzzedDataProvider (FDP)
380 #### Hash-based argument
/external/vixl/test/aarch32/
Dtest-simulator-cond-rd-rn-rm-q-a32.cc141 struct Inputs { struct
142 uint32_t apsr;
143 uint32_t qbit;
144 uint32_t ge;
145 uint32_t rd;
146 uint32_t rn;
147 uint32_t rm;
Dtest-simulator-cond-rd-rn-rm-q-t32.cc141 struct Inputs { struct
142 uint32_t apsr;
143 uint32_t qbit;
144 uint32_t ge;
145 uint32_t rd;
146 uint32_t rn;
147 uint32_t rm;
Dtest-simulator-cond-rd-rn-rm-ge-a32.cc149 struct Inputs { struct
150 uint32_t apsr;
151 uint32_t qbit;
152 uint32_t ge;
153 uint32_t rd;
154 uint32_t rn;
155 uint32_t rm;
Dtest-simulator-cond-rd-rn-rm-a32.cc195 struct Inputs { struct
196 uint32_t apsr;
197 uint32_t qbit;
198 uint32_t ge;
199 uint32_t rd;
200 uint32_t rn;
201 uint32_t rm;
Dtest-simulator-cond-rd-rn-rm-sel-a32.cc137 struct Inputs { struct
138 uint32_t apsr;
139 uint32_t qbit;
140 uint32_t ge;
141 uint32_t rd;
142 uint32_t rn;
143 uint32_t rm;
Dtest-simulator-cond-rd-rn-rm-t32.cc194 struct Inputs { struct
195 uint32_t apsr;
196 uint32_t qbit;
197 uint32_t ge;
198 uint32_t rd;
199 uint32_t rn;
200 uint32_t rm;
Dtest-simulator-cond-rd-rn-rm-ge-t32.cc149 struct Inputs { struct
150 uint32_t apsr;
151 uint32_t qbit;
152 uint32_t ge;
153 uint32_t rd;
154 uint32_t rn;
155 uint32_t rm;
Dtest-simulator-cond-rd-rn-rm-sel-t32.cc137 struct Inputs { struct
138 uint32_t apsr;
139 uint32_t qbit;
140 uint32_t ge;
141 uint32_t rd;
142 uint32_t rn;
143 uint32_t rm;
Dtest-simulator-cond-rd-rn-operand-rm-shift-rs-a32.cc159 struct Inputs { struct
160 uint32_t apsr;
161 uint32_t rd;
162 uint32_t rn;
163 uint32_t rm;
164 uint32_t rs;
Dtest-simulator-cond-dt-drt-drd-drn-drm-float-f64-t32.cc139 struct Inputs { struct
140 uint32_t fpscr;
141 uint64_t rd;
142 uint64_t rn;
143 uint64_t rm;
Dtest-simulator-cond-dt-drt-drd-drn-drm-float-f64-a32.cc139 struct Inputs { struct
140 uint32_t fpscr;
141 uint64_t rd;
142 uint64_t rn;
143 uint64_t rm;
Dtest-simulator-cond-rd-rn-operand-rm-t32.cc171 struct Inputs { struct
172 uint32_t apsr;
173 uint32_t rd;
174 uint32_t rn;
175 uint32_t rm;
Dtest-simulator-cond-rdlow-rnlow-rmlow-t32.cc139 struct Inputs { struct
140 uint32_t apsr;
141 uint32_t rd;
142 uint32_t rn;
143 uint32_t rm;
Dtest-simulator-cond-rd-rn-operand-rm-a32.cc171 struct Inputs { struct
172 uint32_t apsr;
173 uint32_t rd;
174 uint32_t rn;
175 uint32_t rm;
Dtest-simulator-cond-rd-rn-operand-rm-shift-amount-1to32-a32.cc159 struct Inputs { struct
160 uint32_t apsr;
161 uint32_t rd;
162 uint32_t rn;
163 uint32_t rm;
Dtest-simulator-cond-rd-operand-rn-shift-rs-a32.cc146 struct Inputs { struct
147 uint32_t apsr;
148 uint32_t rd;
149 uint32_t rn;
150 uint32_t rs;
/external/clang/lib/Driver/
DAction.cpp70 JobAction::JobAction(ActionClass Kind, const ActionList &Inputs, types::ID Type) in JobAction()
111 LinkJobAction::LinkJobAction(ActionList &Inputs, types::ID Type) in LinkJobAction()
117 LipoJobAction::LipoJobAction(ActionList &Inputs, types::ID Type) in LipoJobAction()
123 DsymutilJobAction::DsymutilJobAction(ActionList &Inputs, types::ID Type) in DsymutilJobAction()
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/
DHexagonConstPropagation.cpp1080 bool MachineConstEvaluator::getCell(const RegisterSubReg &R, const CellMap &Inputs, in getCell()
1107 const RegisterSubReg &R2, const CellMap &Inputs, bool &Result) { in evaluateCMPrr()
1146 const APInt &A2, const CellMap &Inputs, bool &Result) { in evaluateCMPri()
1173 uint64_t Props2, const CellMap &Inputs, bool &Result) { in evaluateCMPrp()
1366 const CellMap &Inputs, LatticeCell &Result) { in evaluateCOPY()
1371 const RegisterSubReg &R2, const CellMap &Inputs, LatticeCell &Result) { in evaluateANDrr()
1402 const APInt &A2, const CellMap &Inputs, LatticeCell &Result) { in evaluateANDri()
1438 const RegisterSubReg &R2, const CellMap &Inputs, LatticeCell &Result) { in evaluateORrr()
1469 const APInt &A2, const CellMap &Inputs, LatticeCell &Result) { in evaluateORri()
1505 const RegisterSubReg &R2, const CellMap &Inputs, LatticeCell &Result) { in evaluateXORrr()
[all …]
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
DHexagonConstPropagation.cpp1081 bool MachineConstEvaluator::getCell(const RegisterSubReg &R, const CellMap &Inputs, in getCell()
1108 const RegisterSubReg &R2, const CellMap &Inputs, bool &Result) { in evaluateCMPrr()
1147 const APInt &A2, const CellMap &Inputs, bool &Result) { in evaluateCMPri()
1174 uint64_t Props2, const CellMap &Inputs, bool &Result) { in evaluateCMPrp()
1367 const CellMap &Inputs, LatticeCell &Result) { in evaluateCOPY()
1372 const RegisterSubReg &R2, const CellMap &Inputs, LatticeCell &Result) { in evaluateANDrr()
1403 const APInt &A2, const CellMap &Inputs, LatticeCell &Result) { in evaluateANDri()
1439 const RegisterSubReg &R2, const CellMap &Inputs, LatticeCell &Result) { in evaluateORrr()
1470 const APInt &A2, const CellMap &Inputs, LatticeCell &Result) { in evaluateORri()
1506 const RegisterSubReg &R2, const CellMap &Inputs, LatticeCell &Result) { in evaluateXORrr()
[all …]

1234567