/external/llvm/lib/Target/AMDGPU/ |
D | AMDGPUInstrInfo.cpp | 50 bool AMDGPUInstrInfo::shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, in shouldScheduleLoadsNear()
|
D | SIInstrInfo.cpp | 93 bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, in areLoadsFromSameBasePtr()
|
/external/skia/src/core/ |
D | Sk4px.h | 46 static Sk4px Load1(const SkPMColor px[1]) { in Load1() function
|
/external/llvm/unittests/Analysis/ |
D | AliasAnalysisTest.cpp | 178 auto *Load1 = new LoadInst(Addr, "load", BB); in TEST_F() local
|
/external/llvm/lib/Transforms/Scalar/ |
D | MergedLoadStoreMotion.cpp | 230 auto *Load1 = dyn_cast<LoadInst>(Inst); in canHoistFromBlock() local
|
/external/llvm/include/llvm/Target/ |
D | TargetInstrInfo.h | 1000 virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 1013 virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | TargetInstrInfo.h | 1218 virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 1232 virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/ |
D | TargetInstrInfo.h | 1360 virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 1374 virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
/external/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 1545 bool ARMBaseInstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 1626 bool ARMBaseInstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
/external/llvm/lib/Target/X86/ |
D | X86InstrInfo.cpp | 6610 X86InstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 6715 bool X86InstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
D | X86ISelLowering.cpp | 28806 SDValue Load1 = DAG.getLoad(HalfVT, dl, Ld->getChain(), Ptr, in combineLoad() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 1835 bool ARMBaseInstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 1916 bool ARMBaseInstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
D | X86InstrInfo.cpp | 5746 X86InstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 5944 bool X86InstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
D | X86ISelLowering.cpp | 41287 SDValue Load1 = in combineLoad() local
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
D | ARMBaseInstrInfo.cpp | 1947 bool ARMBaseInstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 2028 bool ARMBaseInstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
D | ARMISelLowering.cpp | 13489 LoadSDNode *Load1 = dyn_cast<LoadSDNode>(N1); in TryDistrubutionADDVecReduce() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
D | HexagonISelLoweringHVX.cpp | 1508 SDValue Load1 = DAG.getLoad(SingleTy, dl, Chain, Base1, MOp1); in SplitHvxMemOp() local
|
D | HexagonISelLowering.cpp | 2789 SDValue Load1 = DAG.getLoad(LoadTy, dl, Chain, Base1, WideMMO); in LowerUnalignedLoad() local
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/ |
D | X86InstrInfo.cpp | 7190 X86InstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() 7388 bool X86InstrInfo::shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, in shouldScheduleLoadsNear()
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
D | SIInstrInfo.cpp | 146 bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, in areLoadsFromSameBasePtr() 504 bool SIInstrInfo::shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, in shouldScheduleLoadsNear()
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
D | SIInstrInfo.cpp | 172 bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, in areLoadsFromSameBasePtr() 524 bool SIInstrInfo::shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, in shouldScheduleLoadsNear()
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Transforms/Instrumentation/ |
D | DataFlowSanitizer.cpp | 2301 Value *Load1 = in loadShadowOriginSansLoadTracking() local
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/ |
D | HexagonISelLowering.cpp | 3219 SDValue Load1 = DAG.getLoad(LoadTy, dl, Chain, Base1, WideMMO); in LowerUnalignedLoad() local
|
D | HexagonISelLoweringHVX.cpp | 2993 SDValue Load1 = DAG.getLoad(SingleTy, dl, Chain, Base1, MOp1); in SplitHvxMemOp() local
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/SelectionDAG/ |
D | DAGCombiner.cpp | 11762 LoadSDNode *Load1 = cast<LoadSDNode>(Op1); in tryToFoldExtendSelectLoad() local
|