| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
| D | MicroMipsSizeReduction.cpp | 398 static bool ConsecutiveInstr(MachineInstr *MI1, MachineInstr *MI2) { in ConsecutiveInstr()
465 MachineInstr *MI2 = &*NextMII; in ReduceXWtoXWP() local
622 MachineInstr *MI2 = &*NextMII; in ReduceMoveToMovep() local
695 MachineInstr *MI2, in ReplaceInstruction()
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Mips/ |
| D | MicroMipsSizeReduction.cpp | 398 static bool ConsecutiveInstr(MachineInstr *MI1, MachineInstr *MI2) { in ConsecutiveInstr()
465 MachineInstr *MI2 = &*NextMII; in ReduceXWtoXWP() local
622 MachineInstr *MI2 = &*NextMII; in ReduceMoveToMovep() local
695 MachineInstr *MI2, in ReplaceInstruction()
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/ |
| D | DFAPacketizer.cpp | 302 const MachineInstr &MI2, in alias()
|
| D | TargetInstrInfo.cpp | 707 MachineInstr *MI2 = nullptr; in hasReassociableOperands() local
727 MachineInstr *MI2 = MRI.getUniqueVRegDef(Inst.getOperand(2).getReg()); in hasReassociableSibling() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | DFAPacketizer.cpp | 302 const MachineInstr &MI2, in alias()
|
| D | TargetInstrInfo.cpp | 677 MachineInstr *MI2 = nullptr; in hasReassociableOperands() local
692 MachineInstr *MI2 = MRI.getUniqueVRegDef(Inst.getOperand(2).getReg()); in hasReassociableSibling() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/BPF/ |
| D | BPFMIPeephole.cpp | 413 MachineInstr *MI2 = nullptr; in eliminateTruncSeq() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/BPF/ |
| D | BPFMIPeephole.cpp | 461 MachineInstr *MI2 = nullptr; in eliminateTruncSeq() local
|
| /external/llvm/lib/Target/X86/ |
| D | X86OptimizeLEAs.cpp | 365 const MachineInstr &MI2, in getAddrDispShift()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| D | X86OptimizeLEAs.cpp | 401 const MachineInstr &MI2, in getAddrDispShift()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonSubtarget.cpp | 155 MachineInstr &MI2 = *SI.getSUnit()->getInstr(); in apply() local
|
| D | HexagonVLIWPacketizer.cpp | 960 MachineInstr &MI2) { in arePredicatesComplements()
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/ |
| D | X86OptimizeLEAs.cpp | 400 const MachineInstr &MI2, in getAddrDispShift()
|
| /external/clang/test/Analysis/ |
| D | padding_cpp.cpp | 102 class MI2 : public PaddedA, public InnerPaddedB { // xxxexpected-warning{{Excessive padding in 'cla… class
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/GlobalISel/ |
| D | LoadStoreOpt.cpp | 104 const MachineInstr &MI2, in aliasIsKnownForLoadStore()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetInstrInfo.cpp | 571 MachineInstr *MI2 = nullptr; in hasReassociableOperands() local
586 MachineInstr *MI2 = MRI.getUniqueVRegDef(Inst.getOperand(2).getReg()); in hasReassociableSibling() local
|
| D | MachineInstr.cpp | 905 static bool hasIdenticalMMOs(const MachineInstr &MI1, const MachineInstr &MI2) { in hasIdenticalMMOs()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIFixSGPRCopies.cpp | 460 MachineInstr *MI2 = *I2; in hoistAndMergeSGPRInits() local
|
| D | AMDGPUSubtarget.cpp | 769 MachineInstr &MI2 = *SU.getInstr(); in apply() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/ |
| D | HexagonSubtarget.cpp | 277 MachineInstr &MI2 = *SI.getSUnit()->getInstr(); in apply() local
|
| D | HexagonVLIWPacketizer.cpp | 967 MachineInstr &MI2) { in arePredicatesComplements()
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| D | SIFixSGPRCopies.cpp | 468 MachineInstr *MI2 = *I2; in hoistAndMergeSGPRInits() local
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonVLIWPacketizer.cpp | 845 MachineInstr &MI2) { in arePredicatesComplements()
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AVR/ |
| D | AVRExpandPseudoInsts.cpp | 1493 auto MI2 = in expandLSLW4Rd() local
1691 auto MI2 = in expandLSRW4Rd() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/RISCV/ |
| D | RISCVInstrInfo.cpp | 2859 bool RISCV::hasEqualFRM(const MachineInstr &MI1, const MachineInstr &MI2) { in hasEqualFRM()
|