Searched defs:Not (Results 1 – 6 of 6) sorted by relevance
| /art/compiler/optimizing/ |
| D | code_generator_vector_arm64_sve.cc | 389 __ Not(dst.VnB(), p_reg, src.VnB()); in VisitVecNot() local
393 __ Not(dst.VnH(), p_reg, src.VnH()); in VisitVecNot() local
396 __ Not(dst.VnS(), p_reg, src.VnS()); in VisitVecNot() local
399 __ Not(dst.VnD(), p_reg, src.VnD()); in VisitVecNot() local
1344 __ Not(output_p_reg.VnB(), control_p_reg.Zeroing(), input_p_reg.VnB()); in VisitVecPredNot() local
|
| D | code_generator_vector_arm64_neon.cc | 403 __ Not(dst.V16B(), src.V16B()); // lanes do not matter in VisitVecNot() local
|
| D | code_generator_riscv64.cc | 4802 __ Not(locations->Out().AsRegister<XRegister>(), locations->InAt(0).AsRegister<XRegister>()); in VisitNot() local
|
| D | intrinsics_riscv64.cc | 4818 __ Not(mask, mask); // We need to flip the mask for `kSet`, see `GenerateGetAndUpdate()`. in GenerateVarHandleGetAndUpdate() local
|
| /art/compiler/utils/riscv64/ |
| D | assembler_riscv64_test.cc | 8323 TEST_F(AssemblerRISCV64Test, Not) { in TEST_F() argument
|
| D | assembler_riscv64.cc | 6168 void Riscv64Assembler::Not(XRegister rd, XRegister rs) { Xori(rd, rs, -1); } in Not() function in art::riscv64::Riscv64Assembler
|