Home
last modified time | relevance | path

Searched defs:PSS_LATENCY_TRANSITION (Results 1 – 13 of 13) sorted by relevance

/external/coreboot/src/soc/intel/denverton_ns/include/soc/
Dpm.h14 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/cpu/intel/model_2065x/
Dmodel_2065x.h50 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/xeon_sp/include/soc/
Dpm.h91 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/cpu/intel/model_206ax/
Dmodel_206ax.h98 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/cpu/intel/haswell/
Dhaswell.h126 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/elkhartlake/include/soc/
Dpm.h124 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/jasperlake/include/soc/
Dpm.h124 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/meteorlake/include/soc/
Dpm.h124 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/alderlake/include/soc/
Dpm.h130 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/cannonlake/include/soc/
Dpm.h124 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/tigerlake/include/soc/
Dpm.h130 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/apollolake/include/soc/
Dpm.h155 #define PSS_LATENCY_TRANSITION 10 macro
/external/coreboot/src/soc/intel/skylake/include/soc/
Dpm.h147 #define PSS_LATENCY_TRANSITION 10 macro