Home
last modified time | relevance | path

Searched defs:RegBank (Results 1 – 25 of 28) sorted by relevance

12

/external/llvm/utils/TableGen/
DCodeGenRegisters.cpp56 void CodeGenSubRegIndex::updateComponents(CodeGenRegBank &RegBank) { in updateComponents()
117 void CodeGenRegister::buildObjectGraph(CodeGenRegBank &RegBank) { in buildObjectGraph()
202 bool CodeGenRegister::inheritRegUnits(CodeGenRegBank &RegBank) { in inheritRegUnits()
215 CodeGenRegister::computeSubRegs(CodeGenRegBank &RegBank) { in computeSubRegs()
410 void CodeGenRegister::computeSecondarySubRegs(CodeGenRegBank &RegBank) { in computeSecondarySubRegs()
478 void CodeGenRegister::computeSuperRegs(CodeGenRegBank &RegBank) { in computeSuperRegs()
653 CodeGenRegisterClass::CodeGenRegisterClass(CodeGenRegBank &RegBank, Record *R) in CodeGenRegisterClass()
722 CodeGenRegisterClass::CodeGenRegisterClass(CodeGenRegBank &RegBank, in CodeGenRegisterClass()
739 void CodeGenRegisterClass::inheritProperties(CodeGenRegBank &RegBank) { in inheritProperties()
850 void CodeGenRegisterClass::computeSubClasses(CodeGenRegBank &RegBank) { in computeSubClasses()
[all …]
DRegisterInfoEmitter.cpp190 EmitRegUnitPressure(raw_ostream &OS, const CodeGenRegBank &RegBank, in EmitRegUnitPressure()
648 CodeGenRegBank &RegBank, in emitComposeSubRegIndices()
718 CodeGenRegBank &RegBank, in emitComposeSubRegIndexLaneMask()
816 CodeGenRegBank &RegBank) { in runMCDesc()
1092 CodeGenRegBank &RegBank) { in runTargetHeader()
1161 CodeGenRegBank &RegBank){ in runTargetDesc()
1527 CodeGenRegBank &RegBank = Target.getRegBank(); in run() local
DCodeGenTarget.h70 mutable std::unique_ptr<CodeGenRegBank> RegBank; variable
/external/llvm/lib/CodeGen/GlobalISel/
DRegisterBankInfo.cpp60 RegisterBank &RegBank = getRegBank(ID); in createRegisterBank() local
195 const RegisterBank &RegBank = getRegBankFromRegClass(*RC); in getRegBankFromConstraints() local
220 const RegisterBank *RegBank = nullptr; in getInstrMappingImpl() local
454 unsigned OpIdx, unsigned MaskSize, const RegisterBank &RegBank) { in setOperandMapping()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/
DRegisterBankInfo.cpp72 const RegisterBank &RegBank = getRegBank(Idx); in verify() local
125 const RegisterBank &RegBank = getRegBankFromRegClass(*RC, MRI.getType(Reg)); in getRegBankFromConstraints() local
268 const RegisterBank *RegBank) { in hashPartialMapping()
/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/
DRegisterBankInfo.cpp69 const RegisterBank &RegBank = getRegBank(Idx); in verify() local
122 const RegisterBank &RegBank = getRegBankFromRegClass(*RC, MRI.getType(Reg)); in getRegBankFromConstraints() local
265 const RegisterBank *RegBank) { in hashPartialMapping()
DMachineRegisterInfo.cpp63 const RegisterBank &RegBank) { in setRegBank()
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/
DARMInstructionSelector.cpp189 const RegisterBank *RegBank = RBI.getRegBank(Reg, MRI, TRI); in guessRegClass() local
356 unsigned RegBank, in selectLoadStoreOpCode()
1087 unsigned RegBank = RBI.getRegBank(Reg, MRI, TRI)->getID(); in select() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMInstructionSelector.cpp191 const RegisterBank *RegBank = RBI.getRegBank(Reg, MRI, TRI); in guessRegClass() local
358 unsigned RegBank, in selectLoadStoreOpCode()
1089 unsigned RegBank = RBI.getRegBank(Reg, MRI, TRI)->getID(); in select() local
/external/llvm/include/llvm/CodeGen/GlobalISel/
DRegisterBankInfo.h54 const RegisterBank *RegBank; member
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/MIRParser/
DMIParser.h41 const RegisterBank *RegBank; member
/external/llvm/lib/CodeGen/MIRParser/
DMIRParser.cpp380 const auto *RegBank = getRegBank(MF, VReg.Class.Value); in initializeRegisterInfo() local
736 const auto &RegBank = RBI->getRegBank(I); in initNames2RegBanks() local
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/MIRParser/
DMIParser.h44 const RegisterBank *RegBank; member
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/
DX86InstructionSelector.cpp203 const RegisterBank &RegBank = *RBI.getRegBank(Reg, MRI, TRI); in getRegClass() local
1361 const RegisterBank &RegBank = *RBI.getRegBank(DstReg, MRI, TRI); in selectMergeValues() local
1430 const RegisterBank &RegBank = *RBI.getRegBank(DstReg, MRI, TRI); in materializeFP() local
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/
DRegisterBankInfo.h60 const RegisterBank *RegBank; member
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/
DRegisterBankInfo.h60 const RegisterBank *RegBank; member
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
DX86InstructionSelector.cpp199 const RegisterBank &RegBank = *RBI.getRegBank(Reg, MRI, TRI); in getRegClass() local
1368 const RegisterBank &RegBank = *RBI.getRegBank(DstReg, MRI, TRI); in selectMergeValues() local
1437 const RegisterBank &RegBank = *RBI.getRegBank(DstReg, MRI, TRI); in materializeFP() local
/external/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp45 const RegisterBank &RegBank) { in setRegBank()
DMachineVerifier.cpp998 const RegisterBank *RegBank = MRI->getRegBankOrNull(Reg); in visitMachineOperand() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp64 const RegisterBank &RegBank) { in setRegBank()
/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/MIRParser/
DMIRParser.cpp529 const RegisterBank *RegBank = Target->getRegBank(VReg.Class.Value); in parseRegisterInfo() local
DMIParser.cpp298 const auto &RegBank = RBI->getRegBank(I); in initNames2RegBanks() local
1305 const RegisterBank *RegBank = nullptr; in parseRegisterClassOrBank() local
/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/MIRParser/
DMIRParser.cpp609 const RegisterBank *RegBank = Target->getRegBank(VReg.Class.Value); in parseRegisterInfo() local
DMIParser.cpp293 const auto &RegBank = RBI->getRegBank(I); in initNames2RegBanks() local
1573 const RegisterBank *RegBank = nullptr; in parseRegisterClassOrBank() local
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/
DAMDGPURegisterBankInfo.cpp1908 const RegisterBank &RegBank, in extendLow32IntoHigh32()
3290 unsigned RegBank = AMDGPU::InvalidRegBankID; in getMappingType() local

12