| /external/rust/android-crates-io/crates/tokio/src/runtime/tests/ |
| D | task_combinations.rs | 202 struct Rt { in test_combination() struct
203 rt: crate::runtime::Runtime, in test_combination()
204 ls: Option<crate::task::LocalSet>, in test_combination()
206 impl Rt { in test_combination() implementation
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonAsmPrinter.cpp | 330 MCOperand &Rt = Inst.getOperand(3); in HexagonProcessInstruction() local
341 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
353 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
554 MCOperand &Rt = Inst.getOperand(1); in HexagonProcessInstruction() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 618 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeAddiGroupBranch() local
646 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP35GroupBranchMMR6() local
691 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeDaddiGroupBranch() local
719 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP37GroupBranchMMR6() local
760 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP65GroupBranchMMR6() local
799 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP75GroupBranchMMR6() local
843 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezlGroupBranch() local
888 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzlGroupBranch() local
930 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzGroupBranch() local
979 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezGroupBranch() local
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 676 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeAddiGroupBranch() local
704 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP35GroupBranchMMR6() local
749 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeDaddiGroupBranch() local
777 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP37GroupBranchMMR6() local
818 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP65GroupBranchMMR6() local
857 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP75GroupBranchMMR6() local
901 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezlGroupBranch() local
946 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzlGroupBranch() local
988 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzGroupBranch() local
1037 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezGroupBranch() local
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonAsmPrinter.cpp | 374 MCOperand &Rt = Inst.getOperand(3); in HexagonProcessInstruction() local
385 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
397 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
594 MCOperand &Rt = Inst.getOperand(1); in HexagonProcessInstruction() local
|
| /external/swiftshader/third_party/subzero/src/ |
| D | IceAssemblerMIPS32.cpp | 210 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRsRt() local
221 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRtRsImm16() local
236 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRtRsImm16Rel() local
272 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRdRtSa() local
286 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitRdRsRt() local
346 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitCOP1FmtRtFsFd() local
359 const IValueT Rt = encodeGPRegister(OpRt, "Rt", InsnName); in emitCOP1MovRtFs() local
668 const IValueT Rt = encodeGPRegister(OpRt, "Rt", "lui"); in lui() local
687 const IValueT Rt = encodeFPRegister(OpRt, "Ft", "ldc1"); in ldc1() local
749 const IValueT Rt = encodeFPRegister(OpRt, "Ft", "lwc1"); in lwc1() local
[all …]
|
| /external/mesa3d/src/asahi/compiler/ |
| D | agx_pack.c | 732 bool Rt, At = false, Ot; in agx_pack_instr() local
771 bool Rt, Ot; in agx_pack_instr() local
793 bool At, Ot, Rt; in agx_pack_instr() local
830 bool Rt = false, Ot; in agx_pack_instr() local
860 bool Rt, Ct, St, Cs; in agx_pack_instr() local
924 bool Ct, Dt, Rt, Cs; in agx_pack_instr() local
1107 bool Rt, Ot; in agx_pack_instr() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/ |
| D | HexagonAsmPrinter.cpp | 376 MCOperand &Rt = Inst.getOperand(3); in HexagonProcessInstruction() local
387 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
399 MCOperand &Rt = Inst.getOperand(2); in HexagonProcessInstruction() local
596 MCOperand &Rt = Inst.getOperand(1); in HexagonProcessInstruction() local
|
| /external/capstone/arch/ARM/ |
| D | ARMDisassembler.c | 1526 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeAddrMode2IdxInstruction() local
1675 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeAddrMode3Instruction() local
3345 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeT2LoadShift() local
3426 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeT2LoadImm8() local
3509 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeT2LoadImm12() local
3588 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeT2LoadT() local
3627 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeT2LoadLabel() local
3785 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeT2LdStPre() local
4196 unsigned Rt = fieldFromInstruction_4(Insn, 12, 4); in DecodeDoubleRegLoad() local
4219 unsigned Rt = fieldFromInstruction_4(Insn, 0, 4); in DecodeDoubleRegStore() local
[all …]
|
| /external/eigen/Eigen/src/Geometry/ |
| D | Umeyama.h | 134 TransformationMatrixType Rt = TransformationMatrixType::Identity(m+1,m+1); variable
|
| /external/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 603 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeAddiGroupBranch() local
631 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP35GroupBranchMMR6() local
673 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeDaddiGroupBranch() local
701 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodePOP37GroupBranchMMR6() local
744 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezlGroupBranch() local
789 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzlGroupBranch() local
831 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzGroupBranch() local
880 InsnType Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezGroupBranch() local
1808 unsigned Rt = fieldFromInstruction(Insn, 16, 5); in DecodeSpecial3LlSc() local
2286 InsnType Rt = fieldFromInstruction(insn, 21, 5); in DecodeBgtzGroupBranchMMR6() local
[all …]
|
| /external/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 1476 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode2IdxInstruction() local
1624 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode3Instruction() local
3360 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadShift() local
3443 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm8() local
3527 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm12() local
3607 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadT() local
3645 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadLabel() local
3801 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LdStPre() local
4231 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeDoubleRegLoad() local
4253 unsigned Rt = fieldFromInstruction(Insn, 0, 4); in DecodeDoubleRegStore() local
[all …]
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 2045 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode2IdxInstruction() local
2207 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode3Instruction() local
4070 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadShift() local
4155 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm8() local
4240 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm12() local
4320 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadT() local
4359 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadLabel() local
4600 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LdStPre() local
5095 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeDoubleRegLoad() local
5118 unsigned Rt = fieldFromInstruction(Insn, 0, 4); in DecodeDoubleRegStore() local
[all …]
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/Disassembler/ |
| D | ARMDisassembler.cpp | 1828 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode2IdxInstruction() local
1976 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeAddrMode3Instruction() local
3767 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadShift() local
3851 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm8() local
3935 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadImm12() local
4015 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadT() local
4053 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LoadLabel() local
4290 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeT2LdStPre() local
4751 unsigned Rt = fieldFromInstruction(Insn, 12, 4); in DecodeDoubleRegLoad() local
4774 unsigned Rt = fieldFromInstruction(Insn, 0, 4); in DecodeDoubleRegStore() local
[all …]
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1105 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeUnsignedLdStInstruction() local
1164 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeSignedLdStInstruction() local
1362 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeExclusiveLdStInstruction() local
1445 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodePairLdStInstruction() local
1579 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeAuthLoadInstruction() local
1874 uint64_t Rt = fieldFromInstruction(insn, 0, 5); in DecodeTestAndBranch() local
1930 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeSyspXzrInstruction() local
2058 uint64_t Rt = fieldFromInstruction(insn, 0, 5); in DecodePRFMRegInstruction() local
|
| /external/capstone/arch/Mips/ |
| D | MipsDisassembler.c | 590 uint32_t Rt = fieldFromInstruction(insn, 16, 5); in DecodeAddiGroupBranch_4() local
626 uint32_t Rt = fieldFromInstruction(insn, 16, 5); in DecodeDaddiGroupBranch_4() local
663 uint32_t Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezlGroupBranch_4() local
705 uint32_t Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzlGroupBranch_4() local
743 uint32_t Rt = fieldFromInstruction(insn, 16, 5); in DecodeBgtzGroupBranch_4() local
789 uint32_t Rt = fieldFromInstruction(insn, 16, 5); in DecodeBlezGroupBranch_4() local
1328 unsigned Rt = fieldFromInstruction(Insn, 16, 5); in DecodeSpecial3LlSc() local
|
| /external/capstone/arch/AArch64/ |
| D | AArch64Disassembler.c | 935 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeUnsignedLdStInstruction() local
999 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeSignedLdStInstruction() local
1185 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeExclusiveLdStInstruction() local
1261 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodePairLdStInstruction() local
1628 uint32_t Rt = fieldFromInstruction(insn, 0, 5); in DecodeTestAndBranch() local
|
| /external/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 838 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeUnsignedLdStInstruction() local
899 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeSignedLdStInstruction() local
1084 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeExclusiveLdStInstruction() local
1167 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodePairLdStInstruction() local
1536 uint64_t Rt = fieldFromInstruction(insn, 0, 5); in DecodeTestAndBranch() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/ |
| D | RISCVMergeBaseOffset.cpp | 139 Register Rt = TailAdd.getOperand(2).getReg(); in matchLargeOffset() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCCompound.cpp | 200 MCOperand Rs, Rt; in getCompoundInsn() local
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 2820 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2827 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2857 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2869 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2892 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2907 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2933 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2943 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
2980 unsigned Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 1031 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeUnsignedLdStInstruction() local
1092 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeSignedLdStInstruction() local
1290 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodeExclusiveLdStInstruction() local
1373 unsigned Rt = fieldFromInstruction(insn, 0, 5); in DecodePairLdStInstruction() local
1753 uint64_t Rt = fieldFromInstruction(insn, 0, 5); in DecodeTestAndBranch() local
|
| /external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCCompound.cpp | 207 MCOperand Rs, Rt; in getCompoundInsn() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| D | HexagonMCCompound.cpp | 201 MCOperand Rs, Rt; in getCompoundInsn() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMBaseInstrInfo.cpp | 3374 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3381 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3411 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3423 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3446 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3461 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3487 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3497 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
3534 Register Rt = MI.getOperand(0).getReg(); in getNumMicroOpsSwiftLdSt() local
|