Home
last modified time | relevance | path

Searched defs:SRL (Results 1 – 25 of 32) sorted by relevance

12

/external/llvm/lib/Target/MSP430/
DMSP430ISelLowering.h65 SHL, SRA, SRL enumerator
/external/libffi/src/mips/
Dffitarget.h152 # define SRL srl macro
159 # define SRL dsrl macro
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/
DLanaiAluCode.h36 SRL = 0x27, enumerator
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Lanai/
DLanaiAluCode.h36 SRL = 0x27, enumerator
/external/llvm/lib/Target/Lanai/
DLanaiAluCode.h37 SRL = 0x27, enumerator
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.h106 SRL, SRA, SHL, enumerator
/external/llvm/lib/Target/SystemZ/
DSystemZSelectionDAGInfo.cpp176 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i32, IPM, in addIPMSequence() local
DSystemZInstrInfo.cpp486 MachineInstr *SRL = getDef(RLL->getOperand(1).getReg(), MRI); in removeIPMBasedCompare() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
DPPCISelLowering.h156 SRL, enumerator
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/
DPPCISelLowering.h167 SRL, enumerator
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h339 SHL, SRA, SRL, ROTL, ROTR, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h471 SHL, SRA, SRL, ROTL, ROTR, FSHL, FSHR, enumerator
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h693 SRL, enumerator
/external/pcre/src/sljit/
DsljitNativeRISCV_common.c133 #define SRL (F7(0x0) | F3(0x5) | OPC(0x33)) macro
DsljitNativeMIPS_common.c301 #define SRL (HI(0) | LO(2)) macro
/external/llvm/include/llvm/TableGen/
DRecord.h801 enum BinaryOp : uint8_t { ADD, AND, SHL, SRA, SRL, LISTCONCAT, enumerator
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/TableGen/
DRecord.h803 enum BinaryOp : uint8_t { ADD, MUL, AND, OR, SHL, SRA, SRL, LISTCONCAT, enumerator
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/TableGen/
DRecord.h847 SRL, enumerator
/external/llvm/lib/Target/ARM/
DARMISelDAGToDAG.cpp2543 SDValue SRL = OR.getOperand(0); in SearchSignedMulLong() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
DMipsISelLowering.cpp2728 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32); in lowerLOAD() local
/external/llvm/lib/Target/Mips/
DMipsISelLowering.cpp2322 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32); in lowerLOAD() local
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Mips/
DMipsISelLowering.cpp2738 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32); in lowerLOAD() local
/external/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp2276 SDValue SRL = in visitSDIV() local
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
DARMISelLowering.cpp12231 SDValue SRL = OR->getOperand(0); in PerformORCombineToSMULWBT() local
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/
DX86ISelLowering.cpp13669 SDValue SRL = DAG.getNode(X86ISD::VSRLI, DL, RotateVT, V1, in lowerShuffleAsBitRotate() local
30354 SDValue SRL = getTargetVShiftByConstNode(X86ISD::VSRLI, dl, ShiftVT, R, in LowerShiftByScalarImmediate() local
31387 SDValue SRL = DAG.getNode(IsROTL ? ISD::SRL : ISD::SHL, DL, VT, R, AmtR); in LowerRotate() local

12