/external/llvm/lib/Target/MSP430/ |
D | MSP430ISelLowering.h | 65 SHL, SRA, SRL enumerator
|
/external/libffi/src/mips/ |
D | ffitarget.h | 152 # define SRL srl macro 159 # define SRL dsrl macro
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
D | LanaiAluCode.h | 36 SRL = 0x27, enumerator
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Lanai/ |
D | LanaiAluCode.h | 36 SRL = 0x27, enumerator
|
/external/llvm/lib/Target/Lanai/ |
D | LanaiAluCode.h | 37 SRL = 0x27, enumerator
|
/external/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.h | 106 SRL, SRA, SHL, enumerator
|
/external/llvm/lib/Target/SystemZ/ |
D | SystemZSelectionDAGInfo.cpp | 176 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i32, IPM, in addIPMSequence() local
|
D | SystemZInstrInfo.cpp | 486 MachineInstr *SRL = getDef(RLL->getOperand(1).getReg(), MRI); in removeIPMBasedCompare() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.h | 156 SRL, enumerator
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/ |
D | PPCISelLowering.h | 167 SRL, enumerator
|
/external/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 339 SHL, SRA, SRL, ROTL, ROTR, enumerator
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 471 SHL, SRA, SRL, ROTL, ROTR, FSHL, FSHR, enumerator
|
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 693 SRL, enumerator
|
/external/pcre/src/sljit/ |
D | sljitNativeRISCV_common.c | 133 #define SRL (F7(0x0) | F3(0x5) | OPC(0x33)) macro
|
D | sljitNativeMIPS_common.c | 301 #define SRL (HI(0) | LO(2)) macro
|
/external/llvm/include/llvm/TableGen/ |
D | Record.h | 801 enum BinaryOp : uint8_t { ADD, AND, SHL, SRA, SRL, LISTCONCAT, enumerator
|
/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/TableGen/ |
D | Record.h | 803 enum BinaryOp : uint8_t { ADD, MUL, AND, OR, SHL, SRA, SRL, LISTCONCAT, enumerator
|
/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/TableGen/ |
D | Record.h | 847 SRL, enumerator
|
/external/llvm/lib/Target/ARM/ |
D | ARMISelDAGToDAG.cpp | 2543 SDValue SRL = OR.getOperand(0); in SearchSignedMulLong() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/ |
D | MipsISelLowering.cpp | 2728 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32); in lowerLOAD() local
|
/external/llvm/lib/Target/Mips/ |
D | MipsISelLowering.cpp | 2322 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32); in lowerLOAD() local
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Mips/ |
D | MipsISelLowering.cpp | 2738 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i64, SLL, Const32); in lowerLOAD() local
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | DAGCombiner.cpp | 2276 SDValue SRL = in visitSDIV() local
|
/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
D | ARMISelLowering.cpp | 12231 SDValue SRL = OR->getOperand(0); in PerformORCombineToSMULWBT() local
|
/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 13669 SDValue SRL = DAG.getNode(X86ISD::VSRLI, DL, RotateVT, V1, in lowerShuffleAsBitRotate() local 30354 SDValue SRL = getTargetVShiftByConstNode(X86ISD::VSRLI, dl, ShiftVT, R, in LowerShiftByScalarImmediate() local 31387 SDValue SRL = DAG.getNode(IsROTL ? ISD::SRL : ISD::SHL, DL, VT, R, AmtR); in LowerRotate() local
|