| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| D | SILoadStoreOptimizer.cpp | 1183 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeRead2Pair() local
1322 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeImagePair() local
1371 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeSMemLoadImmPair() local
1421 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeBufferLoadPair() local
1476 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeTBufferLoadPair() local
1540 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeTBufferStorePair() local
1590 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeFlatLoadPair() local
1638 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeFlatStorePair() local
1864 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeBufferStorePair() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SILoadStoreOptimizer.cpp | 982 const TargetRegisterClass *SuperRC = in mergeRead2Pair() local
1124 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeImagePair() local
1177 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeSBufferLoadImmPair() local
1228 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeBufferLoadPair() local
1290 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeTBufferLoadPair() local
1362 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeTBufferStorePair() local
1524 const TargetRegisterClass *SuperRC = getTargetRegisterClass(CI, Paired); in mergeBufferStorePair() local
|
| D | SIInstrInfo.cpp | 3864 const TargetRegisterClass *SuperRC, in buildExtractSubReg()
3897 const TargetRegisterClass *SuperRC, in buildExtractSubRegOrImm()
3936 const TargetRegisterClass *SuperRC = RI.getLargestLegalSuperClass(RC, *MF); in isLegalRegOperand() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
| D | HexagonRegisterInfo.cpp | 331 if (const TargetRegisterClass *SuperRC = *RC.getSuperClasses()) in getHexagonSubRegIndex() local
|
| D | HexagonCopyToCombine.cpp | 588 const TargetRegisterClass *SuperRC = nullptr; in combine() local
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SILoadStoreOptimizer.cpp | 229 const TargetRegisterClass *SuperRC in mergeRead2Pair() local
|
| D | SILowerControlFlow.cpp | 604 const TargetRegisterClass *SuperRC = TRI->getPhysRegClass(VecReg); in computeIndirectRegAndOffset() local
|
| D | SIInstrInfo.cpp | 1904 const TargetRegisterClass *SuperRC, in buildExtractSubReg()
1937 const TargetRegisterClass *SuperRC, in buildExtractSubRegOrImm()
|
| D | AMDGPUISelDAGToDAG.cpp | 208 const TargetRegisterClass *SuperRC = in getOperandRegClass() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/ |
| D | HexagonRegisterInfo.cpp | 439 if (const TargetRegisterClass *SuperRC = *RC.getSuperClasses()) in getHexagonSubRegIndex() local
|
| D | HexagonCopyToCombine.cpp | 583 const TargetRegisterClass *SuperRC = nullptr; in combine() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | MachineCopyPropagation.cpp | 435 const TargetRegisterClass *SuperRC = UseDstRC; in isForwardableRegClassCopy() local
|
| D | AggressiveAntiDepBreaker.cpp | 629 const TargetRegisterClass *SuperRC = in FindSuitableFreeRegisters() local
|
| D | RegAllocGreedy.cpp | 2065 const MachineInstr *MI, unsigned Reg, const TargetRegisterClass *SuperRC, in getNumAllocatableRegsForConstraints()
2105 const TargetRegisterClass *SuperRC = in tryInstructionSplit() local
|
| D | TargetLoweringBase.cpp | 1128 const TargetRegisterClass *SuperRC = TRI->getRegClass(i); in findRepresentativeClass() local
|
| D | MachineVerifier.cpp | 1790 const TargetRegisterClass *SuperRC = in visitMachineOperand() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/ |
| D | AggressiveAntiDepBreaker.cpp | 615 const TargetRegisterClass *SuperRC = in FindSuitableFreeRegisters() local
|
| D | RegAllocGreedy.cpp | 1247 const MachineInstr *MI, Register Reg, const TargetRegisterClass *SuperRC, in getNumAllocatableRegsForConstraints()
1341 const TargetRegisterClass *SuperRC = in tryInstructionSplit() local
|
| D | TargetLoweringBase.cpp | 1275 const TargetRegisterClass *SuperRC = TRI->getRegClass(i); in findRepresentativeClass() local
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 1277 const TargetRegisterClass *SuperRC = TRI->getRegClass(i); in findRepresentativeClass() local
|
| D | AggressiveAntiDepBreaker.cpp | 611 const TargetRegisterClass *SuperRC = in FindSuitableFreeRegisters() local
|
| D | RegAllocGreedy.cpp | 1560 const MachineInstr *MI, unsigned Reg, const TargetRegisterClass *SuperRC, in getNumAllocatableRegsForConstraints()
1599 const TargetRegisterClass *SuperRC = in tryInstructionSplit() local
|
| D | MachineVerifier.cpp | 1031 const TargetRegisterClass *SuperRC = in visitMachineOperand() local
|
| /external/llvm/utils/TableGen/ |
| D | CodeGenRegisters.h | 365 CodeGenRegisterClass *SuperRC) { in addSuperRegClass()
|
| /external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/ |
| D | TargetRegisterInfo.h | 644 getSubRegisterClass(const TargetRegisterClass *SuperRC, in getSubRegisterClass()
|