| /external/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 849 unsigned SuperReg = in copyPhysReg() local
858 unsigned SuperReg = in copyPhysReg() local
867 unsigned SuperReg = in copyPhysReg() local
876 unsigned SuperReg = in copyPhysReg() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 1620 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1656 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1742 SDValue SuperReg = SDValue(WhilePair, 0); in SelectWhilePair() local
1758 SDValue SuperReg = SDValue(Intrinsic, 0); in SelectCVTIntrinsic() local
1789 SDValue SuperReg = SDValue(Load, 0); in SelectPredicatedLoad() local
1941 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1990 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 1146 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1174 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1282 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1331 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 762 Register SuperReg = MI->getOperand(0).getReg(); in spillSGPR() local
874 Register SuperReg = MI->getOperand(0).getReg(); in restoreSGPR() local
|
| D | SIInstrInfo.cpp | 3863 MachineOperand &SuperReg, in buildExtractSubReg()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 1291 SDValue SuperReg = SDValue(Ld, 0); in SelectLoad() local
1324 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoad() local
1436 SDValue SuperReg = SDValue(Ld, 0); in SelectLoadLane() local
1485 SDValue SuperReg = SDValue(Ld, 1); in SelectPostLoadLane() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/RISCV/ |
| D | RISCVISelDAGToDAG.cpp | 345 SDValue SuperReg = SDValue(Load, 0); in selectVLSEG() local
389 SDValue SuperReg = SDValue(Load, 0); in selectVLSEGFF() local
444 SDValue SuperReg = SDValue(Load, 0); in selectVLXSEG() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/ |
| D | AggressiveAntiDepBreaker.cpp | 562 unsigned SuperReg = 0; in FindSuitableFreeRegisters() local
|
| D | PrologEpilogInserter.cpp | 444 for (const MCPhysReg &SuperReg : RegInfo->superregs(Reg)) { in assignCalleeSavedSpillSlots() local
|
| /external/llvm/lib/CodeGen/ |
| D | AggressiveAntiDepBreaker.cpp | 556 unsigned SuperReg = 0; in FindSuitableFreeRegisters() local
|
| D | ScheduleDAGInstrs.cpp | 1258 const unsigned SuperReg = MO.getReg(); in toggleKillFlag() local
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIRegisterInfo.cpp | 520 unsigned SuperReg = MI->getOperand(0).getReg(); in eliminateFrameIndex() local
|
| D | R600InstrInfo.cpp | 1120 unsigned SuperReg = AMDGPU::R600_Reg128RegClass.getRegister(Index); in reserveIndirectRegisters() local
|
| D | SIInstrInfo.cpp | 1903 MachineOperand &SuperReg, in buildExtractSubReg()
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| D | AggressiveAntiDepBreaker.cpp | 574 unsigned SuperReg = 0; in FindSuitableFreeRegisters() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 2133 SDValue SuperReg = SDValue(VLd, 0); in SelectVLD() local
2377 SDValue SuperReg; in SelectVLDSTLane() local
2791 SDValue SuperReg = SDValue(VLdA, 0); in SelectVLDDup() local
2805 SDValue SuperReg = SDValue(VLdDup, 0); in SelectVLDDup() local
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 1930 SDValue SuperReg = SDValue(VLd, 0); in SelectVLD() local
2166 SDValue SuperReg; in SelectVLDSTLane() local
2255 SDValue SuperReg; in SelectVLDDup() local
|
| /external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 913 MCRegister SuperReg = in copyPhysReg() local
922 MCRegister SuperReg = in copyPhysReg() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 2238 SDValue SuperReg = SDValue(VLd, 0); in SelectVLD() local
2488 SDValue SuperReg; in SelectVLDSTLane() local
3069 SDValue SuperReg = SDValue(VLdDup, 0); in SelectVLDDup() local
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| D | SIFrameLowering.cpp | 223 Register SuperReg; member in llvm::PrologEpilogSGPRSpillBuilder
|
| D | SIRegisterInfo.cpp | 80 Register SuperReg; member
|
| D | SIInstrInfo.cpp | 4996 MachineOperand &SuperReg, in buildExtractSubReg()
|
| /external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/ |
| D | PPCInstrInfo.cpp | 1692 MCRegister SuperReg = in copyPhysReg() local
1701 MCRegister SuperReg = in copyPhysReg() local
|
| /external/llvm/lib/Target/ARM/AsmParser/ |
| D | ARMAsmParser.cpp | 6066 unsigned SuperReg = MRI->getMatchingSuperReg( in ParseInstruction() local
|