Home
last modified time | relevance | path

Searched defs:__NVIC_PRIO_BITS (Results 1 – 17 of 17) sorted by relevance

/external/trusty/lk/arch/arm/arm-m/include/arch/arm/
Dcm.h117 #define __NVIC_PRIO_BITS 3 macro
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L4A6RG/Drivers/CMSIS/Include/
Dcore_cm0.h189 #define __NVIC_PRIO_BITS 2U macro
Dcore_cm0plus.h199 #define __NVIC_PRIO_BITS 2U macro
Dcore_sc000.h194 #define __NVIC_PRIO_BITS 2U macro
Dcore_cm3.h194 #define __NVIC_PRIO_BITS 4U macro
Dcore_sc300.h194 #define __NVIC_PRIO_BITS 4U macro
Dcore_cm4.h247 #define __NVIC_PRIO_BITS 4U macro
Dcore_cm7.h262 #define __NVIC_PRIO_BITS 3U macro
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L476RG/Drivers/CMSIS/Include/
Dcore_cm0.h189 #define __NVIC_PRIO_BITS 2U macro
Dcore_sc000.h194 #define __NVIC_PRIO_BITS 2U macro
Dcore_cm0plus.h199 #define __NVIC_PRIO_BITS 2U macro
Dcore_sc300.h194 #define __NVIC_PRIO_BITS 4U macro
Dcore_cm3.h194 #define __NVIC_PRIO_BITS 4U macro
Dcore_cm4.h247 #define __NVIC_PRIO_BITS 4U macro
Dcore_cm7.h262 #define __NVIC_PRIO_BITS 3U macro
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L476RG/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
Dstm32l476xx.h66 #define __NVIC_PRIO_BITS 4 /*!< STM32L4XX uses 4 Bits for the Priority Levels */ macro
/external/ms-tpm-20-ref/Samples/Nucleo-TPM/L4A6RG/Drivers/CMSIS/Device/ST/STM32L4xx/Include/
Dstm32l4a6xx.h66 #define __NVIC_PRIO_BITS 4 /*!< STM32L4XX uses 4 Bits for the Priority Levels */ macro