| /external/compiler-rt/lib/builtins/ |
| D | negsf2.c | 17 ARM_EABI_FNALIAS(fneg, negsf2) in ARM_EABI_FNALIAS() argument
|
| /external/mesa3d/src/imagination/rogue/passes/ |
| D | rogue_lower_pseudo_ops.c | 46 static inline bool rogue_lower_FNEG(rogue_builder *b, rogue_alu_instr *fneg) in rogue_lower_FNEG()
|
| /external/llvm/test/MC/AArch64/ |
| D | basic-a64-instructions.s | 1856 fneg d4, d5 define
|
| D | arm64-fp-encoding.s | 108 fneg d1, d2 define
|
| /external/mesa3d/src/compiler/nir/tests/ |
| D | comparison_pre_tests.cpp | 619 nir_alu_instr *fneg = nir_alu_instr_create(bld.shader, nir_op_fneg); in TEST_F() local
669 nir_alu_instr *fneg = nir_alu_instr_create(bld.shader, nir_op_fneg); in TEST_F() local
|
| /external/mesa3d/src/compiler/nir/ |
| D | nir_lower_int_to_float.c | 59 nir_alu_instr *fneg = NULL; in check_for_lowered_ffloor() local
|
| D | nir_legacy.h | 49 bool fneg; member
|
| /external/mesa3d/src/amd/compiler/tests/ |
| D | helpers.cpp | 442 fneg(Temp src, Builder b) in fneg() function
|
| /external/XNNPACK/src/jit/ |
| D | aarch64-assembler.cc | 451 void Assembler::fneg(VRegister vd, VRegister vn) { in fneg() function in xnnpack::aarch64::Assembler
|
| /external/mesa3d/src/nouveau/compiler/nak/ |
| D | sm50.rs | 573 let fneg = in encode() localVariable
1003 let fneg = in encode() localVariable
|
| D | ir.rs | 1021 pub fn fneg(self) -> SrcMod { in fneg() method
1111 pub fn fneg(&self) -> Src { in fneg() method
|
| /external/vixl/test/aarch64/ |
| D | test-trace-aarch64.cc | 556 __ fneg(d15, d0); in GenerateTestSequenceFP() local
557 __ fneg(s14, s15); in GenerateTestSequenceFP() local
2696 __ fneg(v1.V2D(), v25.V2D()); in GenerateTestSequenceNEONFP() local
2697 __ fneg(v14.V2S(), v31.V2S()); in GenerateTestSequenceNEONFP() local
2698 __ fneg(v5.V4S(), v4.V4S()); in GenerateTestSequenceNEONFP() local
|
| D | test-api-movprfx-aarch64.cc | 508 __ fneg(z17.VnH(), p1.Merging(), z17.VnH()); in TEST() local
997 __ fneg(z6.VnS(), p2.Merging(), z28.VnS()); in TEST() local
1862 __ fneg(z5.VnH(), p0.Merging(), z1.VnH()); in TEST() local
|
| D | test-assembler-fp-aarch64.cc | 2105 TEST(fneg) { in TEST() argument
|
| /external/mesa3d/src/amd/compiler/ |
| D | aco_optimizer.cpp | 3438 VALU_instruction* fneg = &info.instr->valu(); in combine_vop3p() local
|
| /external/vixl/src/aarch64/ |
| D | logic-aarch64.cc | 5468 LogicVRegister Simulator::fneg(VectorFormat vform, in fneg() function in vixl::aarch64::Simulator
5481 LogicVRegister Simulator::fneg(VectorFormat vform, in fneg() function in vixl::aarch64::Simulator
|
| D | assembler-sve-aarch64.cc | 3432 void Assembler::fneg(const ZRegister& zd, in fneg() function in vixl::aarch64::Assembler
|