| /external/coreboot/src/soc/mediatek/common/include/soc/ |
| D | pll_common.h | 32 struct pll { struct
33 void *reg;
34 void *pwr_reg;
35 void *div_reg;
36 void *pcw_reg;
37 const u32 *div_rate;
38 u8 rstb_shift;
39 u8 pcwbits;
40 u8 div_shift;
41 u8 pcw_shift;
|
| /external/coreboot/src/soc/mediatek/common/ |
| D | pll.c | 26 static void pll_calc_values(const struct pll *pll, u32 *pcw, u32 *postdiv, in pll_calc_values()
49 static void pll_set_rate_regs(const struct pll *pll, u32 pcw, u32 postdiv) in pll_set_rate_regs()
72 int pll_set_rate(const struct pll *pll, u32 rate) in pll_set_rate()
|
| /external/arm-trusted-firmware/plat/xilinx/zynqmp/pm_service/ |
| D | pm_api_ioctl.c | 364 (unsigned int pll, unsigned int mode) in pm_ioctl_set_pll_frac_mode()
380 (unsigned int pll, unsigned int *mode) in pm_ioctl_get_pll_frac_mode()
397 (unsigned int pll, unsigned int data) in pm_ioctl_set_pll_frac_data()
421 (unsigned int pll, unsigned int *data) in pm_ioctl_get_pll_frac_data()
|
| D | pm_api_clock.c | 2760 struct pm_pll *pll = pm_clock_get_pll(clock_id); in pm_clock_get_pll_node_id() local
2801 enum pm_ret_status pm_clock_pll_enable(struct pm_pll *pll) in pm_clock_pll_enable()
2822 enum pm_ret_status pm_clock_pll_disable(struct pm_pll *pll) in pm_clock_pll_disable()
2841 enum pm_ret_status pm_clock_pll_get_state(struct pm_pll *pll, in pm_clock_pll_get_state()
2874 enum pm_ret_status pm_clock_pll_set_parent(struct pm_pll *pll, in pm_clock_pll_set_parent()
2903 enum pm_ret_status pm_clock_pll_get_parent(struct pm_pll *pll, in pm_clock_pll_get_parent()
2938 struct pm_pll *pll = pm_clock_get_pll(clock_id); in pm_clock_set_pll_mode() local
2959 struct pm_pll *pll = pm_clock_get_pll(clock_id); in pm_clock_get_pll_mode() local
|
| D | pm_api_sys.c | 950 struct pm_pll *pll; in pm_clock_enable() local
973 struct pm_pll *pll; in pm_clock_disable() local
997 struct pm_pll *pll; in pm_clock_getstate() local
1156 struct pm_pll *pll; in pm_clock_setparent() local
1188 struct pm_pll *pll; in pm_clock_getparent() local
|
| /external/trusty/arm-trusted-firmware/plat/xilinx/zynqmp/pm_service/ |
| D | pm_api_ioctl.c | 335 (uint32_t pll, uint32_t mode) in pm_ioctl_set_pll_frac_mode()
351 (uint32_t pll, uint32_t *mode) in pm_ioctl_get_pll_frac_mode()
368 (uint32_t pll, uint32_t data) in pm_ioctl_set_pll_frac_data()
393 (uint32_t pll, uint32_t *data) in pm_ioctl_get_pll_frac_data()
|
| D | pm_api_clock.c | 2792 const struct pm_pll *pll = pm_clock_get_pll(clock_id); in pm_clock_get_pll_node_id() local
2836 enum pm_ret_status pm_clock_pll_enable(struct pm_pll *pll) in pm_clock_pll_enable()
2860 enum pm_ret_status pm_clock_pll_disable(struct pm_pll *pll) in pm_clock_pll_disable()
2880 enum pm_ret_status pm_clock_pll_get_state(struct pm_pll *pll, in pm_clock_pll_get_state()
2917 enum pm_ret_status pm_clock_pll_set_parent(struct pm_pll *pll, in pm_clock_pll_set_parent()
2951 enum pm_ret_status pm_clock_pll_get_parent(struct pm_pll *pll, in pm_clock_pll_get_parent()
2991 struct pm_pll *pll = pm_clock_get_pll(clock_id); in pm_clock_set_pll_mode() local
3014 const struct pm_pll *pll = pm_clock_get_pll(clock_id); in pm_clock_get_pll_mode() local
|
| D | zynqmp_pm_api_sys.c | 1149 struct pm_pll *pll; in pm_clock_enable() local
1174 struct pm_pll *pll; in pm_clock_disable() local
1200 struct pm_pll *pll; in pm_clock_getstate() local
1338 struct pm_pll *pll; in pm_clock_setparent() local
1373 struct pm_pll *pll; in pm_clock_getparent() local
|
| /external/trusty/arm-trusted-firmware/drivers/st/clk/ |
| D | clk-stm32mp13.c | 82 struct stm32_pll_dt_cfg *pll; member
1194 const struct stm32_clk_pll *pll, in clk_stm32_pll_compute_cfgr1()
1235 const struct stm32_clk_pll *pll, in clk_stm32_pll_config_vco()
1258 const struct stm32_clk_pll *pll, in clk_stm32_pll_config_csg()
1283 static void clk_stm32_pll_config_out(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll, in clk_stm32_pll_config_out()
1419 static bool _clk_stm32_pll_is_enabled(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_is_enabled()
1426 static void _clk_stm32_pll_set_on(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_set_on()
1435 static void _clk_stm32_pll_set_off(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_set_off()
1447 const struct stm32_clk_pll *pll) in _clk_stm32_pll_wait_ready_on()
1465 const struct stm32_clk_pll *pll) in _clk_stm32_pll_wait_ready_off()
[all …]
|
| D | clk-stm32mp2.c | 48 struct stm32_pll_dt_cfg *pll; member
610 const struct stm32_clk_pll *pll, in clk_get_pll_fvco()
644 static bool _clk_stm32_pll_is_enabled(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_is_enabled()
651 static void _clk_stm32_pll_set_on(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_set_on()
658 static void _clk_stm32_pll_set_off(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_set_off()
667 const struct stm32_clk_pll *pll) in _clk_stm32_pll_wait_ready_on()
686 const struct stm32_clk_pll *pll) in _clk_stm32_pll_wait_ready_off()
703 static int _clk_stm32_pll_enable(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_enable()
714 static void _clk_stm32_pll_disable(struct stm32_clk_priv *priv, const struct stm32_clk_pll *pll) in _clk_stm32_pll_disable()
729 const struct stm32_clk_pll *pll = clk_stm32_pll_data(pll_cfg->pll_id); in clk_stm32_pll_is_enabled() local
[all …]
|
| D | stm32mp1_clk.c | 62 struct stm32_pll_dt_cfg *pll; member
1032 static unsigned long stm32mp1_pll_get_fref(const struct stm32mp1_clk_pll *pll) in stm32mp1_pll_get_fref()
1046 static unsigned long stm32mp1_pll_get_fvco(const struct stm32mp1_clk_pll *pll) in stm32mp1_pll_get_fvco()
1085 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_read_pll_freq() local
1729 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_check_pll_conf() local
1797 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_start() local
1809 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_output() local
1830 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_stop() local
1857 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_config_output() local
1873 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_config() local
[all …]
|
| /external/trusty/arm-trusted-firmware/drivers/nxp/clk/s32cc/ |
| D | s32cc_clk_drv.c | 186 const struct s32cc_pll *pll = s32cc_obj2pll(module); in get_pll_parent() local
232 static struct s32cc_clkmux *get_pll_mux(const struct s32cc_pll *pll) in get_pll_mux()
299 static int program_pll(const struct s32cc_pll *pll, uintptr_t pll_addr, in program_pll()
337 const struct s32cc_pll *pll = s32cc_obj2pll(module); in enable_pll() local
442 const struct s32cc_pll *pll; in enable_pll_div() local
810 const struct s32cc_pll *pll; in enable_dfs_div() local
1125 struct s32cc_pll *pll = s32cc_obj2pll(module); in set_pll_freq() local
1148 const struct s32cc_pll *pll; in set_pll_div_freq() local
|
| /external/arm-trusted-firmware/drivers/st/clk/ |
| D | stm32mp1_clk.c | 759 static unsigned long stm32mp1_pll_get_fref(const struct stm32mp1_clk_pll *pll) in stm32mp1_pll_get_fref()
773 static unsigned long stm32mp1_pll_get_fvco(const struct stm32mp1_clk_pll *pll) in stm32mp1_pll_get_fvco()
812 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_read_pll_freq() local
1380 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_check_pll_conf() local
1453 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_start() local
1465 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_output() local
1486 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_stop() local
1513 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_config_output() local
1529 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_config() local
1576 const struct stm32mp1_clk_pll *pll = pll_ref(pll_id); in stm32mp1_pll_csg() local
[all …]
|
| /external/strace/ |
| D | rtc.c | 79 struct_rtc_pll_info pll; in decode_rtc_pll_info() local
|
| /external/libwebsockets/lib/misc/ |
| D | lws-struct-lejp.c | 364 long long *pll; in lws_struct_default_lejp_cb() local
388 unsigned long long *pll; in lws_struct_default_lejp_cb() local
|
| D | lws-struct-sqlite.c | 87 long long *pll; in lws_struct_sq3_deser_cb() local
119 unsigned long long *pll; in lws_struct_sq3_deser_cb() local
|
| /external/coreboot/src/northbridge/intel/pineview/ |
| D | raminit.c | 801 static void sdram_p_clkset0(const struct pllparam *pll, u8 f, u8 i) in sdram_p_clkset0()
812 static void sdram_p_clkset1(const struct pllparam *pll, u8 f, u8 i) in sdram_p_clkset1()
823 static void sdram_p_cmd(const struct pllparam *pll, u8 f, u8 i) in sdram_p_cmd()
840 static void sdram_p_ctrl(const struct pllparam *pll, u8 f, u8 i) in sdram_p_ctrl()
872 static void sdram_p_dqs(struct pllparam *pll, u8 f, u8 clk) in sdram_p_dqs()
896 static void sdram_p_dq(struct pllparam *pll, u8 f, u8 clk) in sdram_p_dq()
922 struct pllparam pll = { in sdram_calibratepll() local
|
| /external/arm-trusted-firmware/plat/rockchip/rk3288/drivers/soc/ |
| D | soc.c | 107 uint32_t *pll = slp_data.pll_con[pll_id]; in pll_save() local
|
| /external/trusty/arm-trusted-firmware/plat/rockchip/rk3288/drivers/soc/ |
| D | soc.c | 107 uint32_t *pll = slp_data.pll_con[pll_id]; in pll_save() local
|
| /external/coreboot/src/soc/ti/am335x/ |
| D | sdram.c | 311 void config_ddr(uint32_t pll, const struct ctrl_ioregs *ioregs, const struct ddr_data *data, in config_ddr()
|
| /external/trusty/arm-trusted-firmware/plat/imx/imx8m/ |
| D | gpc_common.c | 262 struct pll_override pll[MAX_PLL_NUM] = { variable
|
| /external/coreboot/payloads/libpayload/drivers/video/ |
| D | geodelx.c | 38 unsigned int pll; member
|
| /external/coreboot/src/soc/qualcomm/sc7180/include/soc/display/ |
| D | dsi_phy.h | 23 uint32_t pll[21]; member
|
| /external/coreboot/src/soc/mediatek/mt8183/ |
| D | pll.c | 269 void pll_set_pcw_change(const struct pll *pll) in pll_set_pcw_change()
|
| /external/coreboot/src/soc/mediatek/mt8173/ |
| D | pll.c | 284 void pll_set_pcw_change(const struct pll *pll) in pll_set_pcw_change()
|