Home
last modified time | relevance | path

Searched defs:vform (Results 1 – 6 of 6) sorted by relevance

/external/vixl/src/aarch64/
Dlogic-aarch64.cc186 bool Simulator::ld1(VectorFormat vform, LogicVRegister dst, uint64_t addr) { in ld1()
198 bool Simulator::ld1(VectorFormat vform, in ld1()
207 bool Simulator::ld1r(VectorFormat vform, in ld1r()
229 bool Simulator::ld1r(VectorFormat vform, LogicVRegister dst, uint64_t addr) { in ld1r()
234 bool Simulator::ld2(VectorFormat vform, in ld2()
253 bool Simulator::ld2(VectorFormat vform, in ld2()
266 bool Simulator::ld2r(VectorFormat vform, in ld2r()
282 bool Simulator::ld3(VectorFormat vform, in ld3()
306 bool Simulator::ld3(VectorFormat vform, in ld3()
323 bool Simulator::ld3r(VectorFormat vform, in ld3r()
[all …]
Dinstructions-aarch64.cc1028 VectorFormat VectorFormatHalfWidth(VectorFormat vform) { in VectorFormatHalfWidth()
1059 VectorFormat VectorFormatDoubleWidth(VectorFormat vform) { in VectorFormatDoubleWidth()
1086 VectorFormat VectorFormatFillQ(VectorFormat vform) { in VectorFormatFillQ()
1110 VectorFormat VectorFormatHalfWidthDoubleLanes(VectorFormat vform) { in VectorFormatHalfWidthDoubleLanes()
1138 VectorFormat VectorFormatDoubleLanes(VectorFormat vform) { in VectorFormatDoubleLanes()
1154 VectorFormat VectorFormatHalfLanes(VectorFormat vform) { in VectorFormatHalfLanes()
1187 bool IsSVEFormat(VectorFormat vform) { in IsSVEFormat()
1251 VectorFormat ScalarFormatFromFormat(VectorFormat vform) { in ScalarFormatFromFormat()
1256 unsigned RegisterSizeInBitsFromFormat(VectorFormat vform) { in RegisterSizeInBitsFromFormat()
1286 unsigned RegisterSizeInBytesFromFormat(VectorFormat vform) { in RegisterSizeInBytesFromFormat()
[all …]
Dsimulator-aarch64.cc901 void Simulator::ExtractFromSimVRegister(VectorFormat vform, in ExtractFromSimVRegister()
1291 VectorFormat vform) { in GetPrintRegisterFormat()
1335 VectorFormat vform) { in GetPrintRegisterFormatFP()
2242 VectorFormat vform = instr->GetSVEVectorFormat(); in Simulate_PdT_PgZ_ZnT_ZmT() local
2263 VectorFormat vform = instr->GetSVEVectorFormat(); in Simulate_PdT_Xn_Xm() local
2334 VectorFormat vform = instr->GetSVEVectorFormat(); in SimulateSVEMulIndex() local
2353 VectorFormat vform = instr->GetSVEVectorFormat(); in SimulateSVEMlaMlsIndex() local
2377 VectorFormat vform = instr->GetSVEVectorFormat(); in SimulateSVESaturatingMulHighIndex() local
2407 VectorFormat vform = instr->GetSVEVectorFormat(); in SimulateSVESaturatingIntMulLongIdx() local
2559 VectorFormat vform = instr->GetSVEVectorFormat(); in Simulate_ZdS_PgM_ZnS() local
[all …]
Dsimulator-aarch64.h655 void SetActive(VectorFormat vform, int lane_index, bool value) { in SetActive()
664 bool IsActive(VectorFormat vform, int lane_index) const { in IsActive()
757 int64_t Int(VectorFormat vform, int index) const { in Int()
780 uint64_t Uint(VectorFormat vform, int index) const { in Uint()
803 int UintArray(VectorFormat vform, uint64_t* dst) const { in UintArray()
810 uint64_t UintLeftJustified(VectorFormat vform, int index) const { in UintLeftJustified()
814 int64_t IntLeftJustified(VectorFormat vform, int index) const { in IntLeftJustified()
821 void SetInt(VectorFormat vform, int index, int64_t value) const { in SetInt()
842 void SetIntArray(VectorFormat vform, const int64_t* src) const { in SetIntArray()
849 void SetUint(VectorFormat vform, int index, uint64_t value) const { in SetUint()
[all …]
Ddisasm-aarch64.cc2700 VectorFormat vform = nfd.GetVectorFormat(); in VisitNEONCopy() local
3404 VectorFormat vform = nfd.GetVectorFormat(0); in VisitNEONScalar3Same() local
5484 VectorFormat vform = instr->GetSVEVectorFormat(); in VisitSVEIntUnaryArithmeticPredicated() local
5703 VectorFormat vform = instr->GetSVEVectorFormat(); in Disassemble_PdT_PgZ_ZnT_ZmT() local
5806 VectorFormat vform = instr->GetSVEVectorFormat(); in Disassemble_ZdT_PgZ_ZnT_ZmT() local
6011 VectorFormat vform = instr->GetSVEVectorFormat(); in Disassemble_ZdaT_ZnTb_ZmTb_const() local
Dinstructions-aarch64.h920 static const VectorFormat vform[] = {kFormatUndefined, in GetVectorFormat() local